Datasheet4U Logo Datasheet4U.com

NTE4164 - high speed Dynamic Random Access Memory

Datasheet Summary

Description

The NTE4164 is a high speed Dynamic Random Access Memory (DRAM) in a 16

Lead DIP type package organized as 65,536 words of one bit each.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with RAS in order to retain data.

Features

  • D 65,536 x 1 Organization D Single +5V Supply (10% Tolerance) D Upward Pin Compatible with 4116 (16K Dynamic RAM) D Max Access Time from RAS: Less than 150ns D Min Cycle Time (Read or Write): Less than 260ns D Lon.

📥 Download Datasheet

Datasheet preview – NTE4164

Datasheet Details

Part number NTE4164
Manufacturer NTE
File Size 236.75 KB
Description high speed Dynamic Random Access Memory
Datasheet download datasheet NTE4164 Datasheet
Additional preview pages of the NTE4164 datasheet.

📁 Similar Datasheet

  • NTE4151P - P-Channel MOSFET (ON Semiconductor)
  • NTE4153N - Small Signal MOSFET (On Semiconductor)
  • NTE4153NT1G - N-Channel MOSFET (VBsemi)
  • NTE4000 - (NTE4000 - NTE4015B) Integrated Circuits - CMOS (NTE Electronics)
  • NTE4001B - (NTE4000 - NTE4015B) Integrated Circuits - CMOS (NTE Electronics)
  • NTE4002B - (NTE4000 - NTE4015B) Integrated Circuits - CMOS (NTE Electronics)
  • NTE4006B - (NTE4000 - NTE4015B) Integrated Circuits - CMOS (NTE Electronics)
  • NTE4007 - (NTE4000 - NTE4015B) Integrated Circuits - CMOS (NTE Electronics)
  • NTE4008B - (NTE4000 - NTE4015B) Integrated Circuits - CMOS (NTE Electronics)
  • NTE4009 - (NTE4000 - NTE4015B) Integrated Circuits - CMOS (NTE Electronics)
Other Datasheets by NTE

Full PDF Text Transcription

Click to expand full text
NTE4164 Integrated Circuit NMOS, 64K Dynamic RAM, 150ns 16−Lead DIP Type Package Description: The NTE4164 is a high speed Dynamic Random Access Memory (DRAM) in a 16−Lead DIP type package organized as 65,536 words of one bit each. Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power. All inputs and outputs, including clocks, are compatible with Series 74TTL. All address lines and data−in are latched on chip to simplify system design. Data−out is unlatched to allow greater system flexibility. Pin1 has no internal connections to allow compatibility with other 64K RAMs using this pin for an additional function.
Published: |