inputs and outputs on opposite sides of the package and two AND.
ed active.
low output enables. When either OE1 or OE2 are high, the terminal outputs are in the high impedance state. The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7V, allowing the interface of 5V systems to 3V systems.
Full PDF Text Transcription for 74VHC540 (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
74VHC540. For precise diagrams, and layout, please refer to the original PDF.
MOTOROLA SEMICONDUCTOR TECHNICAL DATA Octal Bus Buffer Inverting The MC74VHC540 is an advanced high speed CMOS inverting octal bus buffer fabricated with silicon gate CMO...
View more extracted text
speed CMOS inverting octal bus buffer fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation. The MC74VHC540 features inputs and outputs on opposite sides of the package and two AND–ed active–low output enables. When either OE1 or OE2 are high, the terminal outputs are in the high impedance state. The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7V, allowing the interface of 5V systems to 3V systems
74VHC540 Datasheet
