Datasheet4U Logo Datasheet4U.com

V54C3128164VS - 128Mbit SDRAM

Description

The V54C3128(16/80/40)4V(T/S) is a four bank Synchronous DRAM organized as 4 banks x 2Mbit x 16, 4 banks x 4Mbit x 8, or 4 banks x 8Mbit x 4.

Features

  • 4 banks x 2Mbit x 16 organization 4 banks x 4Mbit x 8 organization 4 banks x 8Mbit x 4 organization High speed data transfer rates up to 166 MHz Full Synchronous Dynamic RAM, with all signals referenced to clock rising edge Single Pulsed RAS Interface Data Mask for Read/Write Control Four Banks controlled by BA0 & BA1 Programmable CAS Latency: 2, 3 Programmable Wrap Sequence: Sequential or Interleave Programmable Burst Length: 1,.

📥 Download Datasheet

Datasheet Details

Part number V54C3128164VS
Manufacturer Mosel Vitelic Corp
File Size 694.88 KB
Description 128Mbit SDRAM
Datasheet download datasheet V54C3128164VS Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
V54C3128164VAT High Performance SDRAM Mosel Vitelic
V54C3128404VE 64Mbit SDRAM ProMOS Technologies
V54C3128804VE 64Mbit SDRAM ProMOS Technologies
V54C316164VE 64Mbit SDRAM ProMOS Technologies
V54C3256404VE 64Mbit SDRAM ProMOS Technologies

Other Datasheets by Mosel Vitelic Corp

Part Number Description
V54C3128164VBGA 128Mbit SDRAM
V54C3128164VT 128Mbit SDRAM
V54C3128404VBGA 128Mbit SDRAM
V54C3128404VS 128Mbit SDRAM
V54C3128404VT 128Mbit SDRAM

Full PDF Text Transcription

Click to expand full text
MOSEL VITELIC V54C3128(16/80/40)4V(T/S) 128Mbit SDRAM 3.3 VOLT, TSOP II / SOC PACKAGE 8M X 16, 16M X 8, 32M X 4 PRELIMINARY 6 System Frequency (fCK) Clock Cycle Time (tCK3) Clock Access Time (tAC3) CAS Latency = 3 Clock Access Time (tAC2) CAS Latency = 2 166 MHz 6 ns 5.4 ns 5.4 ns 7PC 143 MHz 7 ns 5.4 ns 5.4 ns 7 143 MHz 7 ns 5.
Published: |