The MT90221 device is targeted to systems implementing the ATM FORUM UNI specifications for T1/E1 rates or Inverse Multiplexing for ATM (IMA).
Key Features
Cost effective, single chip, 4-port ATM IMA and UNI processor Up to 4 IMA groups over 4 T1/E1 links can be implemented Supports MIXED mode; links not assigned to an IMA group can be used in UNI mode Versatile PCM Interface to most popular T1 or E1 framers, reducing development time Supports Symmetrical and Asymmetrical Operation Supports both Common Transmit Clock (CTC) and Independent Transmit Clock (ITC) clocking modes Supports T1 ISD.
Full PDF Text Transcription for MT90221 (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
MT90221. For precise diagrams, and layout, please refer to the original PDF.
MT90221 Quad IMA/UNI PHY Device Features • • • • • • Cost effective, single chip, 4-port ATM IMA and UNI processor Up to 4 IMA groups over 4 T1/E1 links can be implemente...
View more extracted text
UNI processor Up to 4 IMA groups over 4 T1/E1 links can be implemented Supports MIXED mode; links not assigned to an IMA group can be used in UNI mode Versatile PCM Interface to most popular T1 or E1 framers, reducing development time Supports Symmetrical and Asymmetrical Operation Supports both Common Transmit Clock (CTC) and Independent Transmit Clock (ITC) clocking modes Supports T1 ISDN lines Provides UTOPIA Level 2 MPHY Interface (MT90221 device slaved to ATM device) Complies with ITU G.804 recommendations for performing cell mapping into T1 and E1 transmission systems Provides ATM framing using cell delineation acco
MT90221 Datasheet
