Datasheet4U Logo Datasheet4U.com

ZL30795 - IEEE 1588 & Synchronous Ethernet Packet Clock Network Synchronizers

This page provides the datasheet information for the ZL30795, a member of the ZL30791 IEEE 1588 & Synchronous Ethernet Packet Clock Network Synchronizers family.

Datasheet Summary

Features

  • One, Two or Three DPLL Channels.
  • Packet and/or physical-layer frequency, phase and time synchronization.
  • Physical-layer compliance with ITU-T G.8262, G.8262.1, G.813, G.812, Telcordia GR-1244, GR-253.
  • Packet-timing compliance with ITU-T G.8261, G.8263, G.8273.2 (class A,B,C&D), G.8273.4.
  • Enables 5G wireless.

📥 Download Datasheet

Datasheet preview – ZL30795

Datasheet Details

Part number ZL30795
Manufacturer Microsemi
File Size 374.48 KB
Description IEEE 1588 & Synchronous Ethernet Packet Clock Network Synchronizers
Datasheet download datasheet ZL30795 Datasheet
Additional preview pages of the ZL30795 datasheet.
Other Datasheets by Microsemi

Full PDF Text Transcription

Click to expand full text
Features • One, Two or Three DPLL Channels • Packet and/or physical-layer frequency, phase and time synchronization • Physical-layer compliance with ITU-T G.8262, G.8262.1, G.813, G.812, Telcordia GR-1244, GR-253 • Packet-timing compliance with ITU-T G.8261, G.8263, G.8273.2 (class A,B,C&D), G.8273.4 • Enables 5G wireless applications with sub100ns time/phase alignment requirements • Programmable bandwidth, 0.1mHz to 470Hz • Hitless reference switching and mode switching • High-resolution holdover averaging • Programmable phase slope limit for transients, downto 1 ns/s • Per-DPLL phase adjustment, 1ps resolution • Input Clocks • Accepts up to 10 differential or CMOS inputs • Any input frequency from 0.
Published: |