Click to expand full text
256-Kbit SPI Serial EERAM
48L256
Serial SRAM Features
• Unlimited Reads/Unlimited Writes: - Standard serial SRAM protocol - Symmetrical timing for reads and writes
• SRAM Array: - 32,768 x 8 bit
• High-Speed SPI Interface: - Up to 66 MHz - Schmitt Trigger inputs for noise suppression
• Low-Power CMOS Technology: - Active current: 5 mA (maximum) - Standby current: 300 μA (at 85°C maximum) - Hibernate current: 3 μA (at 85°C maximum)
Hidden EEPROM Backup Features
• Cell-Based Nonvolatile Backup: - Mirrors SRAM array cell-for-cell - Transfers all data to/from SRAM cells in parallel (all cells at same time)
• Invisible-to-User Data Transfers: - VCC level monitored inside device - SRAM automatically saved on power disrupt - SRAM automatically restored on VCC return
• 100,000 Backups Minimum (a