Datasheet4U Logo Datasheet4U.com

SY89228U - Clock Divider

General Description

The SY89228U is a precision, low jitter 1GHz ÷3, ÷5 clock divider with an LVPECL output.

A unique FailSafe Input (FSI) protection prevents metastable output conditions when the input clock voltage swing drops significantly below 100mV or input is removed.

Key Features

  • Accepts a high-speed input and provides a precision ÷3 and ÷5 sub-rate, LVPECL output.
  • Fail-Safe Input.
  • Prevents oscillations when input is invalid.
  • Guaranteed AC performance over temperature and supply voltage:.
  • DC-to >1.0GHz throughput.
  • < 1500ps Propagation Delay (In-to-Q).
  • < 270ps Rise/Fall times.
  • Ultra-low jitter design:.

📥 Download Datasheet

Datasheet Details

Part number SY89228U
Manufacturer Micrel Semiconductor
File Size 624.44 KB
Description Clock Divider
Datasheet download datasheet SY89228U Datasheet

Full PDF Text Transcription for SY89228U (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for SY89228U. For precise diagrams, and layout, please refer to the original PDF.

www.DataSheet4U.com SY89228U 1GHz Precision, LVPECL ÷3, ÷5 Clock Divider with Fail-Safe Input and Internal Termination General Description The SY89228U is a precision, lo...

View more extracted text
ternal Termination General Description The SY89228U is a precision, low jitter 1GHz ÷3, ÷5 clock divider with an LVPECL output. A unique FailSafe Input (FSI) protection prevents metastable output conditions when the input clock voltage swing drops significantly below 100mV or input is removed. The differential input includes Micrel’s unique, 3-pin internal termination architecture that allows the input to interface to any differential signal (AC- or DCcoupled) as small as 100mV (200mVPP) without any level shifting or termination resistor networks in the signal path. The outputs are 800mV, 100Kcompatible LVPECL with fast ri