The following content is an automatically extracted verbatim text
from the original manufacturer datasheet and is provided for reference purposes only.
View original datasheet text
SY89112U
2.5/3.3V Low-Jitter, Low-Skew 1:12 LVPECL Fanout Buffer with 2:1 Input MUX and Internal Termination
General Description
The SY89112U is a low-jitter, low-skew, high-speed LVPECL 1:12 differential fanout buffer optimized for precision telecom and enterprise server distribution applications. The input includes a 2:1 MUX for clock switchover application. Unlike other multiplexers, this input includes a unique isolation design to minimize channel-tochannel crosstalk. The SY89112U distributes clock frequencies from DC to >2GHz guaranteed over temperature and voltage. The SY89112U incorporates a synchronous output enable (EN) so that the outputs will only be enabled/disabled when they are already in the LOW state. This reduces the chance of generating “runt” clock pulses.