Datasheet4U Logo Datasheet4U.com

SY58609U - CML 2:1 MUX

Description

The SY58609U is a 2.5/3.3V, high-speed, fully differential CML 2:1 MUX capable of processing clock signals up to 2.5GHz and data patterns up to 4.25Gbps.

The SY58609U is optimized to provide a buffered output of the selected input with less than 20ps of skew and less than 10pspp total jitter.

Features

  • Precision Edge®.
  • Precision 400mV CML 2:1 MUX.
  • Guaranteed AC performance over temperature and voltage:.
  • DC-to > 4.25Gbps throughput.

📥 Download Datasheet

Datasheet preview – SY58609U

Datasheet Details

Part number SY58609U
Manufacturer Micrel Semiconductor
File Size 747.04 KB
Description CML 2:1 MUX
Datasheet download datasheet SY58609U Datasheet
Additional preview pages of the SY58609U datasheet.

📁 Similar Datasheet

  • SY58609U - CML 2:1 MUX (Microchip)
  • SY58606U - 1:2 CML Fanout Buffer (Microchip)
  • SY5861 - Adaptive LED Current Filter (Silergy)
  • SY5862 - Adaptive LED Current Filter (Silergy)
  • SY5867 - Dimming Interface Converter (Silergy)
  • SY5800 - Single Stage Flyback And PFC Controller (Silergy)
  • SY5800A - Single Stage Flyback And PFC Controller (Silergy)
  • SY5802 - Single Stage Flyback And PFC Controller (Silergy)
  • SY58020U - 1:4 CML Fanout Buffer/Translator (Microchip)
  • SY5810 - Single Stage Flyback And PFC Controller (Silergy)
Other Datasheets by Micrel Semiconductor
  • SY58600U - ULTRA-PRECISION DIFFERENTIAL CML LINE DRIVER/RECEIVER
  • SY58601U - ULTRA-PRECISION DIFFERENTIAL 800mV LVPECL LINE DRIVER/RECEIVER
  • SY58602U - ULTRA-PRECISION DIFFERENTIAL 400mV LVPECL LINE DRIVER/RECEIVER
  • SY58603U - Precision CML Buffer
  • SY58604U - LVPECL Buffer
  • SY58605U - LVDS Buffer
  • SY58606U - 1:2 CML Fanout Buffer
  • SY58607U - 1:2 LVPECL Fanout Buffer

Full PDF Text Transcription

Click to expand full text
SY58609U 4.25Gbps Precision, CML 2:1 MUX with Internal Termination and Fail Safe Input General Description The SY58609U is a 2.5/3.3V, high-speed, fully differential CML 2:1 MUX capable of processing clock signals up to 2.5GHz and data patterns up to 4.25Gbps. The SY58609U is optimized to provide a buffered output of the selected input with less than 20ps of skew and less than 10pspp total jitter. The differential input includes Micrel’s unique, 3-pin input termination architecture that interfaces to LVPECL, LVDS or CML differential signals, (AC- or DC-coupled) as small as 100mV (200mVpp) without any level-shifting or termination resistor networks in the signal path. For AC-coupled input interface applications, an integrated reference voltage (VREF-AC) is provided to bias the VT pin.
Published: |