Datasheet4U Logo Datasheet4U.com

SY58052U - ULTRA-PRECISION CML DATA AND CLOCK SYNCHRONIZER

Description

The SY58052U is an ultra-fast, precision, low jitter datato-clock resynchronizer with a guaranteed maximum data and clock throughput of 10.7Gbps or 7GHz, respectively.

The SY58052U is an ideal solution for backplane retiming or retiming after the data passes through long trace lengths.

Features

  • s Resynchronizes data to a reference clock s Guaranteed AC performance over temperature and voltage:.
  • DC-to > 10.7Gbps data rate throughput.
  • DC-to > 7GHz clock fMAX.
  • < 190ps Any In-to-Out tpd.
  • tr / tf < 60ps s Ultra low-jitter design:.
  • < 1psRMS random jitter.
  • < 10psPP deterministic jitter.
  • < 10psPP total jitter (clock) s Internal 50Ω input termination s Unique input termination and VT pin accepts DCand AC-coupled inputs (CML, PECL) s.

📥 Download Datasheet

Datasheet Details

Part number SY58052U
Manufacturer Micrel Semiconductor
File Size 167.90 KB
Description ULTRA-PRECISION CML DATA AND CLOCK SYNCHRONIZER
Datasheet download datasheet SY58052U Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SY5800 Single Stage Flyback And PFC Controller Silergy
SY5800A Single Stage Flyback And PFC Controller Silergy
SY5802 Single Stage Flyback And PFC Controller Silergy
SY58020U 1:4 CML Fanout Buffer/Translator Microchip
SY5810 Single Stage Flyback And PFC Controller Silergy

Other Datasheets by Micrel Semiconductor

Part Number Description
SY58052AU Ultra-Precision CML Data and Clock Synchronizer
SY58051AU Ultra-Precision CML AnyGate
SY58051U ULTRA-PRECISION CML AnyGate
SY58011U 1:2 CML FANOUT BUFFER/TRANSLATOR
SY58012U 1:2 LVPECL FANOUT BUFFER/TRANSLATOR

Full PDF Text Transcription

Click to expand full text
Micrel, Inc. ULTRA-PRECISION CML DATA AND CLOCK SYNCHRONIZER W/ INTERNAL INPUT AND OUTPUT TERMINATION Precision Edge® Precision ESdYg58e0®52U SY58052U FEATURES s Resynchronizes data to a reference clock s Guaranteed AC performance over temperature and voltage: • DC-to > 10.7Gbps data rate throughput • DC-to > 7GHz clock fMAX • < 190ps Any In-to-Out tpd • tr / tf < 60ps s Ultra low-jitter design: • < 1psRMS random jitter • < 10psPP deterministic jitter • < 10psPP total jitter (clock) s Internal 50Ω input termination s Unique input termination and VT pin accepts DCand AC-coupled inputs (CML, PECL) s Internal 50Ω output source termination s 400mV CML output swing s Power supply 2.5V ±5% or 3.
Published: |