Datasheet4U Logo Datasheet4U.com

SY10H641 - SINGLE SUPPLY 1:9 PECL-TO-TTL

General Description

The SY10/100H641 are single supply, low skew translating 1:9 clock drivers.

Devices in the MicrelSynergy H600 translator series utilize the 28-lead PLCC for optimal power pinning, signal flow-through and electrical performance.

Key Features

  • s s s s s s s s s s Input frequencies up to 135MHz PECL-to-TTL version of popular ECLinPS E111 Guaranteed low skew specification Latched input Differential internal design VBB output VECL for single-ended operation.

📥 Download Datasheet

Datasheet Details

Part number SY10H641
Manufacturer Micrel Semiconductor
File Size 113.20 KB
Description SINGLE SUPPLY 1:9 PECL-TO-TTL
Datasheet download datasheet SY10H641 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SY10 SYNCHRONOUS EQUIPMENT STRATUM 3/3E CLOCK UNIT Raltron Electronics
SY100 3 Port Solenoid Valve Rubber Seal SMC
SY100EL11V 5V/3.3V ECL 1:2 Differential Fanout Buffe Microchip
SY100EL16S 5V VARIABLE OUTPUT SWING DIFFERENTIAL RECEIVER Synergy
SY100EL16V 5V/3.3V ECL Differential Receiver Microchip

Other Datasheets by Micrel Semiconductor

Part Number Description
SY10H641A SINGLE SUPPLY 1:9 PECL-TO-TTL
SY10H641L 3.3V SINGLE SUPPLY 1:9 PECL-TO-TTL
SY10H646L 3.3V SINGLE SUPPLY OCTAL PECL/TTL-TO-TTL
SY10H600 9-BIT TTL-TO-ECL
SY10H601 9-BIT ECL-TO-TTL

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com SINGLE SUPPLY 1:9 PECL-TO-TTL ClockWorks™ SY10H641 SY100H641 FEATURES s s s s s s s s s s Input frequencies up to 135MHz PECL-to-TTL version of popular ECLinPS E111 Guaranteed low skew specification Latched input Differential internal design VBB output VECL for single-ended operation DESCRIPTION The SY10/100H641 are single supply, low skew translating 1:9 clock drivers. Devices in the MicrelSynergy H600 translator series utilize the 28-lead PLCC for optimal power pinning, signal flow-through and electrical performance. The devices feature a 24mA TTL output stage with AC performance specified into a 50pF load capacitance. A latch is provided on-chip. When LEN is LOW (or left open, in which case it is pulled LOW by the internal pulldowns), the latch is transparent.