SY10H606 - REGISTERED HEX TTL-TO-PECL

Micrel Semiconductor

General Description

s Differential 50Ω ECL outputs s Choice between differential PECL or TTL clock input s Single +5V power supply s VBB output for single-ended use s Multiple power and ground pins to minimize noise s Specified within-device skew s Fully compatible with MC10H/100H606 s Available in 28-pin PLCC package

📥 Download Datasheet

SY10H606 registered hex ttl-to-pecl by Micrel Semiconductor - Datasheet Preview

Datasheet Details

Part number	SY10H606
Manufacturer	Micrel Semiconductor
File Size	87.92 KB
Description	REGISTERED HEX TTL-TO-PECL
Datasheet	SY10H606 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
SY10	SYNCHRONOUS EQUIPMENT STRATUM 3/3E CLOCK UNIT	Raltron Electronics
SY100	3 Port Solenoid Valve Rubber Seal	SMC
SY100EL11V	5V/3.3V ECL 1:2 Differential Fanout Buffe	Microchip
SY100EL16S	5V VARIABLE OUTPUT SWING DIFFERENTIAL RECEIVER	Synergy
SY100EL16V	5V/3.3V ECL Differential Receiver	Microchip

Other Datasheets by Micrel Semiconductor

Part Number	Description
SY10H600	9-BIT TTL-TO-ECL
SY10H601	9-BIT ECL-TO-TTL
SY10H602	9-BIT LATCHED
SY10H603	9-BIT LATCHED ECL-TO-TTL
SY10H607	REGISTERED HEX PECL-TO-TTL

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

Micrel, Inc. NOT RECOMMENDED FOR NEW DESIGNS REGISTERED HEX TTL-TO-PECL SY10H606 SY1S0YH10600H6606 SY100H606 FEATURES DESCRIPTION s Differential 50Ω ECL outputs s Choice between differential PECL or TTL clock input s Single +5V power supply s VBB output for single-ended use s Multiple power and ground pins to minimize noise s Specified within-device skew s Fully compatible with MC10H/100H606 s Available in 28-pin PLCC package The SY10/100H606 are 6-bit, registered, single supply TTL-to-PECL translators. The devices feature differential PECL outputs as well as a choice between either a differential PECL clock input or a TTL clock input. The asynchronous master reset control is a PECL level input.