Datasheet4U Logo Datasheet4U.com

SY100S355 - Quad Multiplexer/latch

General Description

s Max.

propagation delay of 1100ps s Max.

enable to output delay of 1400ps s IEE min.

80mA s Industry standard 100K ECL levels s Extended supply voltage option: VEE = 4.2V to 5.5V s Voltage and temperature compensation for improved noise immunity s Internal 75kΩ input

📥 Download Datasheet

Datasheet Details

Part number SY100S355
Manufacturer Micrel Semiconductor
File Size 110.44 KB
Description Quad Multiplexer/latch
Datasheet download datasheet SY100S355 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SY100 3 Port Solenoid Valve Rubber Seal SMC
SY100EL11V 5V/3.3V ECL 1:2 Differential Fanout Buffe Microchip
SY100EL16S 5V VARIABLE OUTPUT SWING DIFFERENTIAL RECEIVER Synergy
SY100EL16V 5V/3.3V ECL Differential Receiver Microchip
SY100EL16VS 3.3V/5V Variable Output Swing Differential Receiver Microchip

Other Datasheets by Micrel Semiconductor

Part Number Description
SY100S350 Hex D-latch
SY100S351 Hex D Flip-flop
SY100S301 Triple 5-INPUT OR/NOR GATE
SY100S302 Quint 2-INPUT OR/NOR GATE
SY100S304 QUINT AND/NAND GATE

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Micrel, Inc. NOT RECOMMENDED FOR NEW DESIGNS QUAD MULTIPLEXER/LATCH SY100S355 SY100S355 FEATURES DESCRIPTION s Max. propagation delay of 1100ps s Max. enable to output delay of 1400ps s IEE min. of –80mA s Industry standard 100K ECL levels s Extended supply voltage option: VEE = –4.2V to –5.5V s Voltage and temperature compensation for improved noise immunity s Internal 75kΩ input pull-down resistors s 50% faster than Fairchild s Function and pinout compatible with Fairchild F100K s Available in 28-pin PLCC package The SY100S355 offers four transparent latches with differential outputs and is designed for use in highperformance ECL systems. The Select inputs (S0, S1) select one of the two sources of input data (D0 or D1) to the latch.