Datasheet4U Logo Datasheet4U.com

SY100EPT21L - 3.3V DIFFERENTIAL LVPECL-to-LVTTL TRANSLATOR

Description

The SY100EPT21L is a single, differential LVPECL-toLVTTL translator using a single +3.3V power supply.

Because the device uses low-voltage positive ECL (LVPECL) levels, only +3.3V and ground are required.

Features

  • ECL Pro™.
  • Guaranteed over the industrial temperature range:.
  • 40°C to +85°C.
  • Pin-for-pin, plug-in replacement to MC100EPT21D/DT.
  • 3.3V power supply.
  • 1.9ns typical propagation delay.
  • 275MHz fMAX (clock).
  • Differential LVPECL inputs.
  • 24mA LVTTL output.
  • Flow-through pin configuration.
  • Q output defaults LOW with inputs open.
  • VBB output.
  • Available in 8-pin MSOP and SOIC packages.

📥 Download Datasheet

Datasheet Details

Part number SY100EPT21L
Manufacturer Micrel Semiconductor
File Size 154.53 KB
Description 3.3V DIFFERENTIAL LVPECL-to-LVTTL TRANSLATOR
Datasheet download datasheet SY100EPT21L Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SY100EPT28L 3.3V LVTTL-to-Differential LVPECL and Differential LVPECL-to-LVTTL Translator Microchip
SY100EP195V 3.3V/5V 1.6 GHz Programmable Delay Microchip
SY100EP32V 5V/3.3V ECL/2 Divider Microchip
SY100EP33V ECL/4 Divider Microchip
SY100EL11V 5V/3.3V ECL 1:2 Differential Fanout Buffe Microchip

Other Datasheets by Micrel Semiconductor

Part Number Description
SY100EPT20V 3.3V/5V LVTTL/LVCMOS-to-DIFFERENTIAL LVPECL TRANSLATOR
SY100EPT22V 3.3V/5V DUAL LVTTL/LVCMOS-to- DIFFERENTIAL LVPECL TRANSLATOR
SY100EPT23L 3.3V DUAL DIFFERENTIAL LVPECL-to-LVTTL TRANSLATOR
SY100EPT28L 3V LVTTL-TO-DIFFERENTIAL LVPECL AND DIFFERENTIAL LVPECL-TO-LVTTL TRANSLATOR
SY100EP111U LVPECL/LVECL/HSTL CLOCK DRIVER

Full PDF Text Transcription

Click to expand full text
SY100EPT21L 3.3V Differential ECL LVPECL-to-LVTTL Translator ECL Pro™ General Description The SY100EPT21L is a single, differential LVPECL-toLVTTL translator using a single +3.3V power supply. Because the device uses low-voltage positive ECL (LVPECL) levels, only +3.3V and ground are required. The small-outline 8-pin SOIC package and low-skew, singlegate design make the EPT21L ideal for applications that require the translation of a clock or data signal where minimal space, low power, and low cost are critical. VBB allows a differential, single-ended, or AC-coupled interface to the device. If used, the VBB output should be bypassed to VCC with 0.01µF capacitor. Under open input conditions, the /D is biased at a VCC/2 voltage level and the D input is pulled to ground.
Published: |