Datasheet4U Logo Datasheet4U.com

SY100EP195V - 3.3V/5V 2.5GHz PROGRAMMABLE DELAY

Description

The SY100EP195V is a programmable delay line, varying the time a logic signal takes to traverse from IN to Q.

This delay can vary from about 2.2ns to about 12.2ns.

The input can be PECL, LVPECL, NECL, or LVNECL.

Features

  • Pin-for-pin, plug-in compatible to the ON Semiconductor MC100EP195.
  • Maximum frequency > 2.5GHz.
  • Programmable range: 2.2ns to 12.2ns.
  • 10ps increments.
  • PECL mode operating range: VCC = 3.0V to 5.5V with VEE = 0V.
  • NECL mode operating range: VCC = 0V with VEE =.
  • 3.0V to.
  • 5.5V.
  • Open input default state.
  • Safety clamp on inputs.
  • A logic high on the /EN pin will force Q to logic low.
  • D[0:10] can accept either ECL, CMOS, or TTL inputs.

📥 Download Datasheet

Datasheet Details

Part number SY100EP195V
Manufacturer Micrel Semiconductor
File Size 678.60 KB
Description 3.3V/5V 2.5GHz PROGRAMMABLE DELAY
Datasheet download datasheet SY100EP195V Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SY100EP195V 3.3V/5V 1.6 GHz Programmable Delay Microchip
SY100EP32V 5V/3.3V ECL/2 Divider Microchip
SY100EP33V ECL/4 Divider Microchip
SY100EPT28L 3.3V LVTTL-to-Differential LVPECL and Differential LVPECL-to-LVTTL Translator Microchip
SY100EL11V 5V/3.3V ECL 1:2 Differential Fanout Buffe Microchip

Other Datasheets by Micrel Semiconductor

Part Number Description
SY100EP196V 3.3V/5V 2.5GHz PROGRAMMABLE DELAY
SY100EP111U LVPECL/LVECL/HSTL CLOCK DRIVER
SY100EP11U 1:2 Differential Fanout Buffer
SY100EP14U 2.5V/3.3V/5V 1:5 LVPECL/PECL/ ECL/HSTL 2GHz CLOCK DRIVER
SY100EP15V 3.3V/5V 2.5GHz PECL/ECL 1:4 FANOUT BUFFER

Full PDF Text Transcription

Click to expand full text
Micrel, Inc. 3.3V/5V 2.5GHz PROGRAMMABLE DELAY ECL Pro® ESCYL100PErPo1®95V SY100EP195V FEATURES ■ Pin-for-pin, plug-in compatible to the ON Semiconductor MC100EP195 ■ Maximum frequency > 2.5GHz ■ Programmable range: 2.2ns to 12.2ns ■ 10ps increments ■ PECL mode operating range: VCC = 3.0V to 5.5V with VEE = 0V ■ NECL mode operating range: VCC = 0V with VEE = –3.0V to –5.5V ■ Open input default state ■ Safety clamp on inputs ■ A logic high on the /EN pin will force Q to logic low ■ D[0:10] can accept either ECL, CMOS, or TTL inputs ■ VBB output reference voltage ■ Available in a 32-pin TQFP package ECL Pro® DESCRIPTION The SY100EP195V is a programmable delay line, varying the time a logic signal takes to traverse from IN to Q. This delay can vary from about 2.2ns to about 12.2ns.
Published: |