Datasheet4U Logo Datasheet4U.com

IS31CS5523 - MCU

Datasheet Summary

Description

IS31CS5523 is a general-purpose microcontroller with 64K embedded flash memory and 2K SRAM.

Extensive peripherals are included targeted for embedded system with LCD/LED displays.

The CPU is based on 1-T 8051 with T0/T1/T2 and additional 16-bit T3/T4, 24-bit T5 and a 30-bit WDT.

Features

  • CPU and Memory  1-Cycle 8051 CPU core up to 16MHz  16-bit Timers T0/T1/T2/T3/T4 and 24-bit T5  Programmable 30-bit Watch Dog Timer  Integrated break point controller and debug port through I2C slave  Up to 32 external interrupts shared with GPIO pins  Power saving modes.
  • Normal, PMM, IDLE, STOP, and SLEEP modes  Wake-Up noise filter.
  • up to 8.4 msec  256B IRAM and 1792B XRAM  64KB Flash Memory and 256B Information Block.
  • Code security and data loss protection.

📥 Download Datasheet

Datasheet preview – IS31CS5523

Datasheet Details

Part number IS31CS5523
Manufacturer Lumissil
File Size 1.78 MB
Description MCU
Datasheet download datasheet IS31CS5523 Datasheet
Additional preview pages of the IS31CS5523 datasheet.

📁 Similar Datasheet

  • IS314P - Photocoupler (ISOCOM)
  • IS314W - Photocoupler (ISOCOM)
  • IS31AP2005 - 2.95W MONO FILTER-LESS CLASS-D AUDIO POWER AMPLIFIER (ISSI)
  • IS31AP2006 - 3W MONO FILTER-LESS CLASS-D AUDIO POWER AMPLIFIER (ISSI)
  • IS31AP2010B - MONO FILTER-LESS CLASS-D AUDIO POWER AMPLIFIER (ISSI)
  • IS31AP2010E - MONO FILTER-LESS CLASS-D AUDIO POWER AMPLIFIER (ISSI)
  • IS31AP2031 - CLASS-G AUDIO POWER AMPLIFIER (ISSI)
  • IS31AP2036 - CLASS-K AUDIO POWER AMPLIFIER (ISSI)
  • IS31AP2036A - CLASS-K AUDIO POWER AMPLIFIER (ISSI)
  • IS31AP2110 - 20W STEREO CLASS-D AUDIO AMPLIFIER (ISSI)
Other Datasheets by Lumissil

Full PDF Text Transcription

Click to expand full text
IS31CS5523 MCU with 64K/2K with LCD/LED Controller GENERAL DESCRIPTION IS31CS5523 is a general-purpose microcontroller with 64K embedded flash memory and 2K SRAM. Extensive peripherals are included targeted for embedded system with LCD/LED displays. The CPU is based on 1-T 8051 with T0/T1/T2 and additional 16-bit T3/T4, 24-bit T5 and a 30-bit WDT. Embedded in the CPU core are also a full-duplex UART port, an enhanced EUART port with LIN capability, one I2C master/slave and two I2C pure slave controllers, one SPI mater/slave controller, up to 55 GPIO pins with each GPIO pin configurable as external interrupt and wake up.
Published: |