Datasheet4U Logo Datasheet4U.com

LFXP15 - FPGA devices combine logic gate

Download the LFXP15 datasheet PDF. This datasheet also covers the LFXP20 variant, as both devices belong to the same fpga devices combine logic gate family and are provided as variant models within a single manufacturer datasheet.

Features

  • Non-volatile, Infinitely Reconfigurable.
  • Instant-on.
  • powers up in microseconds.
  • No external configuration memory.
  • Excellent design security, no bit stream to  intercept.
  • Reconfigure SRAM based logic in milliseconds.
  • SRAM and non-volatile memory programmable through system configuration and JTAG ports.
  • Sleep Mode.
  • Allows up to 1000x static current reduction.
  • TransFR™ Reconfiguration (TFR).
  • In-field logic upda.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (LFXP20-LatticeSemiconductor.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number LFXP15
Manufacturer Lattice Semiconductor
File Size 928.17 KB
Description FPGA devices combine logic gate
Datasheet download datasheet LFXP15 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
LFXO Miniature Surface Mount Crystal Oscillator STATEK
LFXO-AT3.3V Crystal Clock Oscillator IQD
LFXTAL003176BULK Crystal IQD
LFXTAL003232REEL Crystal IQD
LFXTAL025159REEL Crystal IQD

Other Datasheets by Lattice Semiconductor

Part Number Description
LFXP10 FPGA devices combine logic gate
LFXP20 FPGA devices combine logic gate
LFXP3 FPGA devices combine logic gate
LFXP6 FPGA devices combine logic gate

Full PDF Text Transcription

Click to expand full text
LatticeXP Family Data Sheet DS1001 Version 05.1, November 2007 LatticeXP Family Data Sheet Introduction July 2007 Features  Non-volatile, Infinitely Reconfigurable • Instant-on – powers up in microseconds • No external configuration memory • Excellent design security, no bit stream to  intercept • Reconfigure SRAM based logic in milliseconds • SRAM and non-volatile memory programmable through system configuration and JTAG ports  Sleep Mode • Allows up to 1000x static current reduction  TransFR™ Reconfiguration (TFR) • In-field logic update while system operates  Extensive Density and Package Options • 3.1K to 19.
Published: |