Datasheet4U Logo Datasheet4U.com

ISPPAC-CLK56xx - In-System Programmable

General Description

The ispClock5610 and ispClock5620 are in-system-programmable high-fanout PLL-based clock drivers designed for use in high performance communications and computing applications.

Key Features

  • 10MHz to 320MHz Input/Output Operation Low Output to Output Skew (.

📥 Download Datasheet

Datasheet Details

Part number ISPPAC-CLK56xx
Manufacturer Lattice Semiconductor
File Size 888.01 KB
Description In-System Programmable
Datasheet download datasheet ISPPAC-CLK56xx Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
ispClock 5600 Family ™ In-System Programmable, Zero-Delay Clock Generator with Universal Fan-Out Buffer November 2004 Preliminary Data Sheet Features ■ ■ ■ ■ 10MHz to 320MHz Input/Output Operation Low Output to Output Skew (<50ps) Low Jitter Peak-to-Peak (<60ps) Up to 20 Programmable Fan-out Buffers • Programmable output standards and individual enable controls - LVTTL, LVCMOS, HSTL, SSTL, LVDS, LVPECL • Programmable output impedance - 40 to 70Ω in 5Ω increments • Programmable slew rate • Up to 10 banks with individual VCCO and GND - 1.5V, 1.8V, 2.5V, 3.