Datasheet4U Logo Datasheet4U.com

ISPLSI2064A - In-System Programmable High Density PLD

Download the ISPLSI2064A datasheet PDF. This datasheet also covers the ISPLSI2064 variant, as both devices belong to the same in-system programmable high density pld family and are provided as variant models within a single manufacturer datasheet.

Description

The ispLSI 2064 and 2064A are High Density Programmable Logic Devices.

The devices contain 64 Registers, 64 Universal I/O pins, four Dedicated Input pins, three Dedicated Clock Input pins, two dedicated Global OE input pins and a Global Routing Pool (GRP).

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (ISPLSI2064-LatticeSemiconductor.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number ISPLSI2064A
Manufacturer Lattice Semiconductor
File Size 212.15 KB
Description In-System Programmable High Density PLD
Datasheet download datasheet ISPLSI2064A Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ISP0912 Bluetooth Low Energy Module Insight SiP
ISP091201 Bluetooth Low Energy Module Insight SiP
ISP1040B Intelligent SCSI Processor QLogic Corporation
ISP1040B SCSI I/O Processor Qlogic
ISP1040C Intelligent SCSI Processor QLogic Corporation

Other Datasheets by Lattice Semiconductor

Part Number Description
ISPLSI2064 In-System Programmable High Density PLD
ispLSI2064E In-System Programmable SuperFAST High Density PLD
ISPLSI2064VE 3.3V In-System Programmable High Density SuperFAST PLD
ispLSI2064VL 2.5V In-System Programmable SuperFAST High Density PLD
ISPLSI2032 In-System Programmable High Density PLD

Full PDF Text Transcription

Click to expand full text
LeadFree Package Options Available! ispLSI® 2064/A In-System Programmable High Density PLD USE ispLSI 2064E FOR NEW Features • ENHANCEMENTS — ispLSI 2064A is Fully Form and Function Compatible to the ispLSI 2064, with Identical Timing Specifcations and Packaging — ispLSI 2064A is Built on an Advanced 0.35 Micron E2CMOS® Technology • HIGH DENSITY PROGRAMMABLE LOGIC — 2000 PLD Gates — 64 I/O Pins, Four Dedicated Inputs — 64 Registers — High Speed Global Interconnect — Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc. — Small Logic Block Size for Random Logic • HIGH PERFORMANCE E2CMOS® TECHNOLOGY — fmax = 125 MHz Maximum Operating Frequency — tpd = 7.
Published: |