Datasheet4U Logo Datasheet4U.com

LF2246 - 11 x 10-bit Image Filter

Description

The LF2246 consists of an array of four 11 x 10-bit registered multipliers followed by a summer and a 25-bit accumulator.

All multiplier inputs are user accessible and can be updated every clock cycle with either fractional or integer two’s complement data.

Features

  • u 66 MHz Data and Coefficient Input and Computation Rate u Four 11 x 10-bit Multipliers with Individual Data and Coefficient Inputs and a 25-bit Accumulator u User-Selectable Fractional or Integer Two’s Complement Data Formats u Fully Registered, Pipelined Architecture u Input and Output Data Registers, with User-Configurable Enables u Three-State Outputs u Fully TTL Compatible u Ideally Suited for Image Processing and Filtering.

📥 Download Datasheet

Datasheet Details

Part number LF2246
Manufacturer LOGIC Devices Incorporated
File Size 248.52 KB
Description 11 x 10-bit Image Filter
Datasheet download datasheet LF2246 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
LF221S 2W Single Output SMT DC/DC Converters micropowerdirect
LF222S 2W Single Output SMT DC/DC Converters micropowerdirect
LF2000A-NH 5 up to 100A/High attenuation Soshin
LF2000H-A DC Line 48VDC Soshin
LF2001H-A DC Line 48VDC Soshin

Other Datasheets by LOGIC Devices Incorporated

Part Number Description
LF2242 12/16-bit Half-Band Interpolating/ Decimating Digital Filter
LF2247 Image Filter with Coefficient RAM
LF2249 12 x 12-bit Digital Mixer
LF2250 12 x 10-bit Matrix Multiplier
LF2272 Colorspace Converter/Corrector (3 x 12-bits)

Full PDF Text Transcription

Click to expand full text
LF2246 DEVICES INCORPORATED 11 x 10-bit Image Filter LF2246 DEVICES INCORPORATED 11 x 10-bit Image Filter DESCRIPTION The LF2246 consists of an array of four 11 x 10-bit registered multipliers followed by a summer and a 25-bit accumulator. All multiplier inputs are user accessible and can be updated every clock cycle with either fractional or integer two’s complement data. The pipelined architecture has fully registered input and output ports and an asynchronous three-state output enable control to simplify the design of complex systems. The pipeline latency for all inputs is five clock cycles. Storage for mixing and filtering coefficients can be accomplished by holding the data or coefficient inputs over multiple clock cycles.
Published: |