Datasheet4U Logo Datasheet4U.com

L10C11 - 4/8-bit Variable Length Shift Register

Description

The L10C11 is a high-speed, low power CMOS variable length shift register.

The L10C11 consists of two 4-bit wide, adjustable length shift registers.

These registers share control signals and a common clock.

Features

  • u Variable Length 4 or 8-bit Wide Shift Register u Selectable Delay Length from 3 to 18 Stages u u u u u Low Power CMOS Technology Replaces Fairchild TMC2011 Load, Shift, and Hold Instructions Separate Data In and Data Out Pins Package Styles Available:.
  • 24-pin Plastic DIP.
  • 28-pin Plastic LCC, J-Lead L10C11 BLOCK.

📥 Download Datasheet

Datasheet Details

Part number L10C11
Manufacturer LOGIC Devices Incorporated
File Size 66.07 KB
Description 4/8-bit Variable Length Shift Register
Datasheet download datasheet L10C11 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
L10-HM1 Switch Handle Assemblies Sprecher Schuh
L10-HM1-N2 Switch Handle Assemblies Sprecher Schuh
L10-HM1E Switch Handle Assemblies Sprecher Schuh
L10-HM1E-N2 Switch Handle Assemblies Sprecher Schuh
L10-HM4 Switch Handle Assemblies Sprecher Schuh

Other Datasheets by LOGIC Devices Incorporated

Part Number Description

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
L10C11 DEVICES INCORPORATED 4/8-bit Variable Length Shift Register L10C11 DEVICES INCORPORATED 4/8-bit Variable Length Shift Register DESCRIPTION The L10C11 is a high-speed, low power CMOS variable length shift register. The L10C11 consists of two 4-bit wide, adjustable length shift registers. These registers share control signals and a common clock. Both shift registers can be programmed together to any length from 3 to 18 stages inclusive, or one register can be fixed at 18 stages of delay while the other is variable. The configuration implemented is determined by the Length Code (L 3-0) and the MODE control line as shown in Table 1. Each input is applied to a chain of registers which are clocked on the rising edge of the common CLK input.
Published: |