Datasheet4U Logo Datasheet4U.com

HSP48410 - Histogrammer/Accumulating Buffer

Description

NAME CLK PLCC PIN 1 TYPE I DESCRIPTION Clock Input.

This input has no effect on the chips functionality when the chip is programmed to an asynchronous mode.

All signals denoted as synchronous have their timing specified with reference to this signal.

Features

  • 10-Bit Pixel Data.
  • 4k x 4k Frame Sizes.
  • Asynchronous Flash Clear Pin.
  • Single Cycle Memory Clear.
  • Fully Asynchronous 16 or 24-Bit Host Interface.
  • Generates and Stores Cumulative Distribution Function.
  • Look Up Table Mode.
  • 1024 x 24-Bit Delay Memory.
  • 24-Bit Three State I/O Bus.
  • DC to 40MHz Clock Rate.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HSP-1920 Component INTERFACE CONTROLLER Digital View
HSP-4096 HDMI INTERFACE CONTROLLER Digital View
HSP051-2W3Y Automotive 2-line ESD protection STMicroelectronics
HSP051-4M5 4-line ESD protection STMicroelectronics
HSP051-4N10 4-line ESD protection STMicroelectronics

Other Datasheets by Intersil (Renesas)

Part Number Description
HSP48212 Digital Video Mixer
HSP48901 3 x 3 Image Filter
HSP48908 Two Dimensional Convolver
HSP43124 Serial I/O Filter
HSP43168 Dual FIR Filter

Full PDF Text Transcription

Click to expand full text
HSP48410 Data Sheet May 1999 File Number 3185.2 Histogrammer/Accumulating Buffer The Intersil HSP48410 is an 84 lead Histogrammer IC intended for use in image and signal analysis. The on-board memory is configured as 1024 x 24 array. This translates to a pixel resolution of 10 bits and an image size of 4k x 4k with no possibility of overflow. In addition to Histogramming, the HSP48410 can generate and store the Cumulative Distribution Function for use in Histogram Equalization applications. Other capabilities of the HSP48410 include: Bin Accumulation, Look Up Table, 24-bit Delay Memory, and Delay and Subtract mode. A Flash Clear pin is available in all modes of operation and performs a single cycle reset on all locations of the internal memory array and all internal data paths.
Published: |