Datasheet4U Logo Datasheet4U.com

HI5634 - High Performance Programmable Phase-Locked Loop

Description

PIN NO.

Features

  • Pixel Clock Frequencies up to 250MHz.
  • Very Low Jitter.
  • Digital Phase Adjustment (DPA) for Clock Outputs.
  • Balanced PECL Differential Outputs.
  • Single-Ended SSTL_3 Clock Outputs.
  • Double-Buffered PLL/DPA Control Registers.
  • Independent Software Reset for PLL/DPA.
  • External or Internal Loop Filter Selection.
  • Uses 3.3V Supply. Inputs are 5V Tolerant.
  • I2C-bus Serial Interface can Run at Either Low Speed (100kHz) o.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HI5628 8-Bit / 165/125/60MSPS / Dual High Speed CMOS D/A Converter Intersil
HI50 NPN EPITAXIAL PLANAR TRANSISTOR Hi-Sincerity Mocroelectronics
Hi5001Q High-precision flicker-free dimming buck and boost LED constant current driver Hichips
Hi512A4L Parallel Differential DMX512 Decoding Driver Hichips
Hi512D Differential Parallel DMX512 Decoding Constant Current Driver Hichips

Other Datasheets by Intersil (Renesas)

Part Number Description
HI5630 80MSPS A/D Converter
HI5660 High Speed D/A Converter
HI5662 60MSPS A/D Converter
HI5667 60MSPS A/D Converter
HI5675 Flash A/D Converter

Full PDF Text Transcription

Click to expand full text
HI5634 PRELIMINARY Data Sheet May 1999 File Number 4745 High Performance Programmable Phase-Locked Loop for LCD Applications The HI5634 is a low cost but very high-performance frequency generator for line-locked and genlocked high resolution video applications. Utilizing an advanced low voltage CMOS mixed signal technology, the HI5634 is an effective clock solution for video projectors and displays at resolutions from VGA to beyond UXGA The HI5634 offers pixel clock outputs in both differential (to 250MHz) and single-ended (to 150MHz) formats. Digital phase adjustment circuitry allows user control of the pixel clock phase relative to the recovered sync signal. A second differential output at half the pixel clock rate enables deMUXing of multiplexed A/D converters.
Published: |