Datasheet4U Logo Datasheet4U.com

IRS2113 - HIGH AND LOW SIDE DRIVER

Download the IRS2113 datasheet PDF. This datasheet also covers the IRS2110 variant, as both devices belong to the same high and low side driver family and are provided as variant models within a single manufacturer datasheet.

Description

high-side and low-side referenced output channels.

Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction.

Features

  • HIGH AND LOW SIDE DRIVER.
  • Floating channel designed for bootstrap operation Product Summary.
  • Fully operational to +500 V or +600 V.
  • Tolerant to negative transient voltage, dV/dt immune.
  • Gate drive supply range from 10 V to 20 V.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (IRS2110_InternationalRectifier.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
IRS21867S HIGH AND LOW SIDE DRIVER IRF
IRS20752LPBF SOT-23 High-Side Gate Driver Infineon
IRS2452AM Class-D Audio-IC Infineon
IRS2461S 400V Class D Audio Amplifier Controller Infineon
IRS2505LPBF Boost PFC and SMPS Controller Infineon

Other Datasheets by International Rectifier (now Infineon)

Part Number Description
IRS2113-1PBF HIGH AND LOW SIDE DRIVER
IRS2113-2PBF HIGH AND LOW SIDE DRIVER
IRS2113PBF HIGH AND LOW SIDE DRIVER
IRS2113SPBF HIGH AND LOW SIDE DRIVER
IRS2110 HIGH AND LOW SIDE DRIVER

Full PDF Text Transcription

Click to expand full text
Data Sheet No. PD60249 IRS2110(-1,-2,S)PbF IRS2113(-1,-2,S)PbF Features HIGH AND LOW SIDE DRIVER • Floating channel designed for bootstrap operation Product Summary • Fully operational to +500 V or +600 V • Tolerant to negative transient voltage, dV/dt immune • Gate drive supply range from 10 V to 20 V VOFFSET (IRS2110) (IRS2113) 500 V max. 600 V max. • Undervoltage lockout for both channels IO+/- 2 A/2 A • 3.3 V logic compatible • Separate logic supply range from 3.3 V to 20 V VOUT 10 V - 20 V • Logic and power ground ± 5V offset ton/off (typ.) 130 ns & 120 ns • CMOS Schmitt-triggered inputs with pull-down • Cycle by cycle edge-triggered shutdown logic • Matched propagation delay for both channels • Outputs in phase with inputs Delay Matching (IRS2110) 10 ns max.
Published: |