Datasheet4U Logo Datasheet4U.com

STEL-2000A - Fast Acquisition Burst Processor

Description

FUNCTIONAL BLOCKS Transmit and Receive Clock Generator Blocks Input and Output Processor Blocks Differential Encoder Block Transmitter PN Code Generator Block BPSK/QPSK Modulator Block Frequency Control Register and NCO Block Downconverter Block Receiver PN Code Register and PN Matched Filter Blo

📥 Download Datasheet

Datasheet preview – STEL-2000A

Datasheet Details

Part number STEL-2000A
Manufacturer Intel Corporation
File Size 782.49 KB
Description Fast Acquisition Burst Processor
Datasheet download datasheet STEL-2000A Datasheet
Additional preview pages of the STEL-2000A datasheet.

📁 Similar Datasheet

  • STEL-2000A - Burst Processor (Stanford Telecommunications)
  • STEL-2020 - STEL-2020 (Stanford)
  • STEL-2060 - 45Mbps Viterbi Decoder (Stanford Telecommunications)
  • STEL-2060C - 45Mbps Viterbi Decoder (Intel)
  • STEL-2060CR - 45Mbps Viterbi Decoder (Intel)
  • STEL-1175 - 32-Bit Resolution CMOS Phase Modulated Numerically Controlled Oscillator (Intel)
  • STEL-5268 - STEL-5268 (Stanford Telecommunications)
  • STEL-5269 - Convolutional Encoder Viterbi Decoder (Stanford Telecommunications)
  • STEL-5269+512 - Convolutional Encoder Viterbi Decoder (Intel)
  • STEL-5269+512 - Convolutional Encoder Viterbi Decoder (Stanford Telecommunications)
Other Datasheets by Intel Corporation

    Full PDF Text Transcription

    Click to expand full text
    www.DataSheet4U.com STEL-2000A Data Sheet STEL-2000A+45 (45 MHz) DataSheet4U.com STEL-2000A+20 (20 MHz) DataShee Digital, Fast Acquisition Spread Spectrum Burst Processor R DataSheet4U.com DataSheet 4 U .com www.DataSheet4U.com et4U.com FEATURES/BENEFITS ....................................................................................................................................... BLOCK DIAGRAM.............................................................................................................................................. PACKAGE OUTLINE.......................................................................................................................................... PIN CONFIGURATION.......................................................................
    Published: |