Datasheet4U Logo Datasheet4U.com

IS61VF10018 - 512K x 32 Synchronous Flow-through Static RAM

This page provides the datasheet information for the IS61VF10018, a member of the IS61VF51232 512K x 32 Synchronous Flow-through Static RAM family.

Datasheet Summary

Description

are high-speed, low-power synchronous static RAMs designed to provide burstable, high-performance memory for communication and networking applications.

Features

  • Internal self-timed write cycle.
  • Individual Byte Write Control and Global Write.
  • Clock controlled, registered address, data and control.
  • Linear burst sequence control using MODE input.
  • Three chip enable option for simple depth expansion and address pipelining.
  • Common data inputs and data outputs.
  • JEDEC 100-Pin TQFP and 119-pin PBGA package.
  • Single +2.5V, ±5% operation.
  • Auto Power-down during deselect.
  • Sing.

📥 Download Datasheet

Datasheet preview – IS61VF10018

Datasheet Details

Part number IS61VF10018
Manufacturer Integrated Silicon Solution
File Size 215.08 KB
Description 512K x 32 Synchronous Flow-through Static RAM
Datasheet download datasheet IS61VF10018 Datasheet
Additional preview pages of the IS61VF10018 datasheet.
Other Datasheets by Integrated Silicon Solution

Full PDF Text Transcription

Click to expand full text
IS61VF51232 IS61VF51236 IS61VF10018 512K x 32, 512K x 36, 1024K x 18 SYNCHRONOUS FLOW-THROUGH STATIC RAM ISSI ® ADVANCE INFORMATION October 2001 FEATURES • Internal self-timed write cycle • Individual Byte Write Control and Global Write • Clock controlled, registered address, data and control • Linear burst sequence control using MODE input • Three chip enable option for simple depth expansion and address pipelining • Common data inputs and data outputs • JEDEC 100-Pin TQFP and 119-pin PBGA package • Single +2.
Published: |