Datasheet4U Logo Datasheet4U.com

IS45VS16400L - 1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM

This page provides the datasheet information for the IS45VS16400L, a member of the IS42VS16400L 1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM family.

Datasheet Summary

Description

The 64Mb SDRAM is a high speed CMOS, dynamic random-access memory designed to operate in 1.8V memory systems containing 67,108,864 bits.

InterNally configured as a quad-bank DRAM with a synchronous interface.

Each 16,777,216-bit bank is organized as 4,096 rows by 256 columns by 16 bits.

Features

  • Clock frequency: 133 MHz.
  • Fully synchronous; all signals referenced to a positive clock edge.
  • Internal bank for hiding row access/precharge.
  • Single 1.8V power supply.
  • LVTTL interface.
  • Programmable burst length.
  • (1, 2, 4, 8, full page).
  • Programmable burst sequence: Sequential/Interleave.
  • Self refresh modes.
  • Auto refresh (CBR).
  • 4096 refresh cycles every 64 ms (Com, Ind, A1 grade) or 16.

📥 Download Datasheet

Datasheet preview – IS45VS16400L

Datasheet Details

Part number IS45VS16400L
Manufacturer Integrated Silicon Solution
File Size 620.65 KB
Description 1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM
Datasheet download datasheet IS45VS16400L Datasheet
Additional preview pages of the IS45VS16400L datasheet.
Other Datasheets by Integrated Silicon Solution

Full PDF Text Transcription

Click to expand full text
IS42VS16400L IS45VS16400L 1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM ADVANCED INFORMATION APRIL 2012 FEATURES • Clock frequency: 133 MHz • Fully synchronous; all signals referenced to a positive clock edge • Internal bank for hiding row access/precharge • Single 1.
Published: |