Datasheet4U Logo Datasheet4U.com

61SP6464 - 64K x 64 SYNCHRONOUS PIPELINE STATIC RAM

Description

static RAM designed to provide a burstable, high-performance, secondary cache for the i486™, Pentium™, 680X0™, and PowerPC™ microprocessors.

It is organized as 65,536 words by 64 bits, fabricated with ISSI's advanced CMOS technology.

Features

  • Fast access time:.
  • 117, 100 MHz.
  • Internal self-timed write cycle.
  • Individual Byte Write Control and Global Write.
  • Clock controlled, registered address, data and control.
  • Pentium™ or linear burst sequence control using MODE input.
  • Five chip enables for simple depth expansion and address pipelining.
  • Common data inputs and data outputs.
  • Power-down control by ZZ input.
  • JEDEC 128-Pin TQFP 14mm x 20mm package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer

Other Datasheets by ISSI (now Infineon)

Part Number Description
61S6432 64K x 32 SYNCHRONOUS PIPELINE STATIC RAM

Full PDF Text Transcription

Click to expand full text
IS61SP6464 64K x 64 SYNCHRONOUS PIPELINE STATIC RAM FEATURES • Fast access time: – 117, 100 MHz • Internal self-timed write cycle • Individual Byte Write Control and Global Write • Clock controlled, registered address, data and control • Pentium™ or linear burst sequence control using MODE input • Five chip enables for simple depth expansion and address pipelining • Common data inputs and data outputs • Power-down control by ZZ input • JEDEC 128-Pin TQFP 14mm x 20mm package • Single +3.
Published: |