Datasheet4U Logo Datasheet4U.com

IDT74FCT88915TT100 - LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)

Description

The IDT54/74FCT88915TT uses phase-lock loop technology to lock the frequency and phase of outputs to the input reference clock.

It provides low skew clock distribution for high performance PCs and workstations.

Features

  • 0.5 MICRON CMOS Technology.
  • Input frequency range: 10MHz.
  • f2Q Max. spec (FREQ_SEL = HIGH).
  • Max. output frequency: 133MHz.
  • Pin and function compatible with MC88915T.
  • 5 non-inverting outputs, one inverting output, one 2x output, one ÷ 2 output; all outputs are TTL-compatible.
  • 3-State outputs.
  • Output skew < 500ps (max. ).
  • Duty cycle distortion < 500ps (max. ).
  • Part-to-part skew: 1ns (from tPD max. spec).

📥 Download Datasheet

Datasheet Details

Part number IDT74FCT88915TT100
Manufacturer Integrated Device
File Size 140.51 KB
Description LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE)
Datasheet download datasheet IDT74FCT88915TT100 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
IDT54/74FCT88915TT 55/70/100/133 LOW SKEW PLL-BASED CLOCK DRIVER MILITARY AND COMMERCIAL TEMPERATURE RANGES Integrated Device Technology, Inc. LOW SKEW PLL-BASED CMOS CLOCK DRIVER (WITH 3-STATE) IDT54/74FCT88915TT 55/70/100/133 PRELIMINARY FEATURES: • 0.5 MICRON CMOS Technology • Input frequency range: 10MHz – f2Q Max. spec (FREQ_SEL = HIGH) • Max. output frequency: 133MHz • Pin and function compatible with MC88915T • 5 non-inverting outputs, one inverting output, one 2x output, one ÷ 2 output; all outputs are TTL-compatible • 3-State outputs • Output skew < 500ps (max.) • Duty cycle distortion < 500ps (max.) • Part-to-part skew: 1ns (from tPD max.
Published: |