Datasheet4U Logo Datasheet4U.com

IDT5V2528A - 2.5V / 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER

Description

The IDT5V2528 is a high performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver.

It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal.

Features

  • Operates at 3.3V VDD/AVDD and 2.5V/3.3V VDDQ.
  • 1:10 fanout.
  • 3-level inputs for output control.
  • External feedback (FBIN) pin is used to synchronize the outputs to the clock input signal.
  • No external RC network required for PLL loop stability.
  • Configurable 2.5V or 3.3V LVTTL outputs.
  • tPD Phase Error at 100MHz to 166MHz: ±150ps.
  • Jitter (peak-to-peak) at 133MHz and 166MHz: ±75ps.
  • Spread spectrum compatible.
  • Op.

📥 Download Datasheet

Datasheet Details

Part number IDT5V2528A
Manufacturer Integrated Device
File Size 58.65 KB
Description 2.5V / 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER
Datasheet download datasheet IDT5V2528A Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
IDT5V2305 HIGH PERFORMANCE CLOCK BUFFER Renesas
IDT5V2310 2.5V TO 3.3V HIGH PERFORMANCE CLOCK BUFFER Integrated Device Technology
IDT5V2310 HIGH PERFORMANCE CLOCK BUFFER Renesas
IDT5V19EE604 EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR Renesas
IDT5V40501 PLL CLOCK MULTIPLIER IDT

Other Datasheets by Integrated Device

Part Number Description
IDT5V2528 2.5V / 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER
IDT5V2305 2.5V TO 3.3V HIGH PERFORMANCE CLOCK BUFFER
IDT5V926 SINGLE OUTPUT CLOCK GENERATOR
IDT5V9910A 3.3V LOW SKEW PLL CLOCK DRIVER
IDT5V993A 3.3V PROGRAMMABLE SKEW PLL CLOCK DRIVER TURBOCLOCK

Full PDF Text Transcription

Click to expand full text
IDT5V2528/A 2.5 / 3.3V PHASE-LOCK LOOP CLOCK DRIVER 2.5V / 3.3V PHASE-LOCK LOOP CLOCK DRIVER ZERO DELAY BUFFER INDUSTRIALTEMPERATURERANGE IDT5V2528/A FEATURES: • Operates at 3.3V VDD/AVDD and 2.5V/3.3V VDDQ • 1:10 fanout • 3-level inputs for output control • External feedback (FBIN) pin is used to synchronize the outputs to the clock input signal • No external RC network required for PLL loop stability • Configurable 2.5V or 3.3V LVTTL outputs • tPD Phase Error at 100MHz to 166MHz: ±150ps • Jitter (peak-to-peak) at 133MHz and 166MHz: ±75ps • Spread spectrum compatible • Operating Frequency: − Std: 25MHz to 140MHz − A: 25MHz to 167MHz • Available in TSSOP package DESCRIPTION: The IDT5V2528 is a high performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver.
Published: |