Datasheet4U Logo Datasheet4U.com

IDT72V14081 - 3.3 VOLT MULTIMEDIA FIFO

Description

The IDT72V10081/72V11081/72V12081/72V13081/72V14081 devices are low-power First-In, First-Out (FIFO) memories with clocked read and write controls.

These devices have a 256, 512, 1,024, 2,048 and 4,096 x 8-bit memory array, respectively.

📥 Download Datasheet

Datasheet Details

Part number IDT72V14081
Manufacturer Integrated Device Technology
File Size 125.50 KB
Description 3.3 VOLT MULTIMEDIA FIFO
Datasheet download datasheet IDT72V14081 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
IDT72V01 3.3 VOLT CMOS ASYNCHRONOUS FIFO Renesas
IDT72V02 3.3 VOLT CMOS ASYNCHRONOUS FIFO Renesas
IDT72V03 3.3 VOLT CMOS ASYNCHRONOUS FIFO Renesas
IDT72V04 3.3 VOLT CMOS ASYNCHRONOUS FIFO Renesas
IDT72V05 3.3 VOLT CMOS ASYNCHRONOUS FIFO Renesas

Other Datasheets by Integrated Device Technology

Part Number Description
IDT72V14071 (IDT72V1x071) 3.3 VOLT DUAL MULTIMEDIA FIFO
IDT72V14165 3.3 VOLT MULTIMEDIA FIFO 256 x 16/ 512 x 16/ 1/024 x 16/ 2/048 x 16/ and 4/096 x 16
IDT72V14320 3.3V MULTIMEDIA FIFO 16 BIT V-III/ 32 BIT Vx-III FAMILY UP TO 1 Mb DENSITY
IDT72V10071 (IDT72V1x071) 3.3 VOLT DUAL MULTIMEDIA FIFO
IDT72V10081 3.3 VOLT MULTIMEDIA FIFO

Full PDF Text Transcription

Click to expand full text
3.3 VOLT MULTIMEDIA FIFO 256 x 8, 512 x 8, 1,024 x 8, 2,048 x 8, and 4,096 x 8 IDT72V10081, IDT72V11081 IDT72V12081, IDT72V13081 IDT72V14081 FEATURES • • • • • • • • • • • • DESCRIPTION The IDT72V10081/72V11081/72V12081/72V13081/72V14081 devices are low-power First-In, First-Out (FIFO) memories with clocked read and write controls. These devices have a 256, 512, 1,024, 2,048 and 4,096 x 8-bit memory array, respectively. These FIFOs are applicable for a wide variety of data buffering needs such as graphics and interprocessor communication. These FIFOs have 8-bit input and output ports. The input port is controlled by a free-running clock (WCLK) and Write Enable pin (WEN). Data is written into the Multimedia FIFO on every rising clock edge when the Write Enable pin is asserted.
Published: |