Datasheet4U Logo Datasheet4U.com

IDT71B74 - BiCMOS STATIC RAM 64K (8K x 8-BIT) CACHE-TAG RAM

Download the IDT71B74 datasheet PDF. This datasheet also covers the IDT-71B variant, as both devices belong to the same bicmos static ram 64k (8k x 8-bit) cache-tag ram family and are provided as variant models within a single manufacturer datasheet.

Description

The IDT71B74 is a high-speed cache address comparator subsystem consisting of a 65,536-bit static RAM organized as 8K x 8 and an 8-bit comparator.

Features

  • High-speed address to MATCH comparison time.
  • Commercial: 8/10/12/15/20ns (max. ).
  • High-speed address access time.
  • Commercial: 8/10/12/15/20ns (max. ).
  • High-speed chip select access time.
  • Commercial: 6/7/8/10ns (max. ).
  • Power-ON Reset Capability.
  • Low power consumption.
  • 830mW (typ. ) for 12ns parts.
  • 880mW (typ. ) for 10ns parts.
  • 920mW (typ. ) for 8ns parts.
  • Produced with advanced BiCMOS high-per.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (IDT-71B-74.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number IDT71B74
Manufacturer Integrated Device Technology
File Size 105.01 KB
Description BiCMOS STATIC RAM 64K (8K x 8-BIT) CACHE-TAG RAM
Datasheet download datasheet IDT71B74 Datasheet

Full PDF Text Transcription

Click to expand full text
BiCMOS STATIC RAM 64K (8K x 8-BIT) CACHE-TAG RAM Integrated Device Technology, Inc. IDT71B74 FEATURES: • High-speed address to MATCH comparison time — Commercial: 8/10/12/15/20ns (max.) • High-speed address access time — Commercial: 8/10/12/15/20ns (max.) • High-speed chip select access time — Commercial: 6/7/8/10ns (max.) • Power-ON Reset Capability • Low power consumption — 830mW (typ.) for 12ns parts — 880mW (typ.) for 10ns parts — 920mW (typ.) for 8ns parts • Produced with advanced BiCMOS high-performance technology • Input and output directly TTL-compatible • Standard 28-pin plastic DIP and 28-pin SOJ (300 mil) DESCRIPTION: The IDT71B74 is a high-speed cache address comparator subsystem consisting of a 65,536-bit static RAM organized as 8K x 8 and an 8-bit comparator.
Published: |