Datasheet4U Logo Datasheet4U.com

IDT74FCT32932-100 - 3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER

Datasheet Summary

Description

The FCT3932 uses phase-lock loop technology to lock the frequency and phase of the feedback to the input reference clock.

It provides a large number of low skew outputs that are configurable in 16 different modes using the CNTRL 1-4 inputs.

Features

  • 0.5 MICRON CMOS Technology Guaranteed low skew 16 programmable frequency configurations 17 3-state outputs: ±24 mA FCT3932 ±8 mA FCT32932 Output configuration: BANK1: 4 outputs BANK2: 8 outputs BANK3: 5 outputs Dedicated feedback output (Q_FB) Maximum output frequency: 100MHz VCC = 3.3V ±0.3V Inputs can be driven from 3.3V or 5V components Available in 48 SSOP, TSSOP packages Suited to SDRAM.

📥 Download Datasheet

Datasheet preview – IDT74FCT32932-100

Datasheet Details

Part number IDT74FCT32932-100
Manufacturer Integrated Device Tech
File Size 131.26 KB
Description 3.3V LOW SKEW PLL-BASED CMOS CLOCK DRIVER
Datasheet download datasheet IDT74FCT32932-100 Datasheet
Additional preview pages of the IDT74FCT32932-100 datasheet.
Other Datasheets by Integrated Device Tech

Full PDF Text Transcription

Click to expand full text
IDT74FCT3932-100, IDT74FCT32932-100 LOW SKEW PLL-BASED CLOCK DRIVER COMMERCIAL TEMPERATURE RANGES IDT74FCT3932-100 IDT74FCT32932-100 3.3V LOW SKEW PLL-BASED ADVANCE INFORMATION CMOS CLOCK DRIVER Integrated Device Technology, Inc. FEATURES: • • • • • 0.5 MICRON CMOS Technology Guaranteed low skew 16 programmable frequency configurations 17 3-state outputs: ±24 mA FCT3932 ±8 mA FCT32932 Output configuration: BANK1: 4 outputs BANK2: 8 outputs BANK3: 5 outputs Dedicated feedback output (Q_FB) Maximum output frequency: 100MHz VCC = 3.3V ±0.3V Inputs can be driven from 3.
Published: |