Datasheet4U Logo Datasheet4U.com

ICS650R-12 - MPEG Clock Synthesizer

Download the ICS650R-12 datasheet PDF. This datasheet also covers the ICS650-12 variant, as both devices belong to the same mpeg clock synthesizer family and are provided as variant models within a single manufacturer datasheet.

Description

The ICS650-12 is a low cost, low jitter, high performance clock synthesizer designed to produce fixed clock outputs of 13.5 MHz and 27.0 MHz and four selectable clock outputs of two Processor Clocks (PCLK1 and PCLK2), Audio Clock (ACLK), and Communications Clock (CCLK).

Features

  • Packaged in 20 pin tiny SSOP (QSOP) Input Frequency of 27.0 MHz Zero ppm synthesis error in output clocks Provides fixed 13.5 MHz and 27.0 MHz. Also provides two selectable Processor Clocks, one Audio Clock, and one Communications Clock.
  • Ideal for Digital Video/MPEG-based.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (ICS650-12_IntegratedCircuitSystems.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number ICS650R-12
Manufacturer Integrated Circuit Systems
File Size 117.58 KB
Description MPEG Clock Synthesizer
Datasheet download datasheet ICS650R-12 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ICS650-01 SYSTEM PERIPHERAL CLOCK SOURCE Renesas
ICS650-07C NETWORKING CLOCK SOURCE Renesas
ICS650-11 NETWORKING CLOCK SYNTHESIZER IDT
ICS650-14 NETWORKING SYSTEM CLOCK Renesas
ICS650-21 SYSTEM PERIPHERAL CLOCK SOURCE Renesas

Other Datasheets by Integrated Circuit Systems

Part Number Description
ICS650R-11B BroadCom Networking Clock Synthesizer
ICS650R-14B Networking System Clock
ICS650R-01 System Peripheral Clock Source
ICS650R-05 HDTV Clock Synthesizer
ICS650R-07B Broadcom Clock Source

Full PDF Text Transcription

Click to expand full text
( DataSheet : www.DataSheet4U.com ) ICS650-12 MPEG Clock Synthesizer Description The ICS650-12 is a low cost, low jitter, high performance clock synthesizer designed to produce fixed clock outputs of 13.5 MHz and 27.0 MHz and four selectable clock outputs of two Processor Clocks (PCLK1 and PCLK2), Audio Clock (ACLK), and Communications Clock (CCLK). Using our patented analog PhaseLocked Loop (PLL) techniques, the device uses a 27.0 MHz clock or fundamental crystal input to produce clocks ideal for Digital Video/MPEGbased applications. Features • • • • Packaged in 20 pin tiny SSOP (QSOP) Input Frequency of 27.0 MHz Zero ppm synthesis error in output clocks Provides fixed 13.5 MHz and 27.0 MHz.
Published: |