Datasheet4U Logo Datasheet4U.com

ICS333 - Qtclock Triple Output Clock

Description

The ICS333 is a low cost frequency generator that is factory programmable.

Using analog/digital Phase-Locked-Loop (PLL) techniques, the device uses a standard fundamental mode, inexpensive crystal or clock input to produce three output clocks.

Features

  • 8 pin SOIC package Zero ppm synthesis error Input crystal frequency from 5 to 27 MHz Input clock frequency from 3 to 50 MHz Three output clocks Spread spectrum capability for low EMI Output clock frequencies up to 200 MHz Duty cycle of 45/55 3.3 V operating voltage (consult ICS for 5V) Advanced, low power CMOS process For one output clock (lowest jitter), use the ICS331. For two output c.

📥 Download Datasheet

Datasheet Details

Part number ICS333
Manufacturer Integrated Circuit Systems
File Size 92.18 KB
Description Qtclock Triple Output Clock
Datasheet download datasheet ICS333 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ICS307-01 SERIALLY PROGRAMMABLE CLOCK SOURCE IDT
ICS307-02 SERIALLY PROGRAMMABLE CLOCK SOURCE Renesas
ICS307-02 SERIALLY PROGRAMMABLE CLOCK SOURCE IDT
ICS307-03 SERIALLY PROGRAMMABLE CLOCK SOURCE Renesas
ICS341 Field Programmable SS VersaClock Synthesizer Integrated Circuit Solution

Other Datasheets by Integrated Circuit Systems

Part Number Description
ICS331 Qtclock Single Output Clock
ICS332 Qtclock Dual Output Clock
ICS300 (ICS300 - ICS302) QTClock Quick Turn Clock Synthesizer
ICS301 (ICS300 - ICS302) QTClock Quick Turn Clock Synthesizer
ICS302 (ICS300 - ICS302) QTClock Quick Turn Clock Synthesizer

Full PDF Text Transcription

Click to expand full text
ICS333 QTClock Triple Output Clock Description The ICS333 is a low cost frequency generator that is factory programmable. Using analog/digital Phase-Locked-Loop (PLL) techniques, the device uses a standard fundamental mode, inexpensive crystal or clock input to produce three output clocks. One or more of the outputs can be programmed to implement spread spectrum for EMI reductions. The device also has a power down feature that tri-states the clock outputs and turns off the PLL when the PDTS pin is taken low. This datasheet is to be used with the one-page programming information for the complete specification on the device.
Published: |