Datasheet4U Logo Datasheet4U.com

IS42LS16800A - 128-MBIT SYNCHRONOUS DRAM

Datasheet Summary

Description

A0-A11 A0-A8, A10 BA0, BA1 I/O0 to I/O7 CLK CKE CS RAS CAS Row Address Input Column Address Input Bank Select Address Data I/O System Clock Input Clock Enable Chip Select Row Address Strobe Command Column Address Strobe Command WE DQM VDD Vss VDDQ VssQ NC Write Enable x 8 Lower Bye, Input/Output Ma

Features

  • Clock frequency: 133 100, MHz.
  • Fully synchronous; all signals referenced to a positive clock edge.
  • Internal bank for hiding row access/precharge.
  • Power supply IS42LS81600A IS42LS16800A IS42LS32400A IS42S81600A IS42S16800A IS42S32400A.
  • LVTTL interface.
  • Programmable burst length.
  • (1, 2, 4, 8, full page).
  • Programmable burst sequence: Sequential/Interleave.
  • Extended Mode Register.
  • Programmable Power Reduction.

📥 Download Datasheet

Datasheet preview – IS42LS16800A

Datasheet Details

Part number IS42LS16800A
Manufacturer Integrated Circuit Solution
File Size 570.21 KB
Description 128-MBIT SYNCHRONOUS DRAM
Datasheet download datasheet IS42LS16800A Datasheet
Additional preview pages of the IS42LS16800A datasheet.
Other Datasheets by Integrated Circuit Solution

Full PDF Text Transcription

Click to expand full text
IS42S81600A, IS42LS81600A IS42S16800A, IS42LS16800A IS42S32400A, IS42LS32400A 16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM FEATURES • Clock frequency: 133 100, MHz • Fully synchronous; all signals referenced to a positive clock edge • Internal bank for hiding row access/precharge • Power supply IS42LS81600A IS42LS16800A IS42LS32400A IS42S81600A IS42S16800A IS42S32400A • LVTTL interface • Programmable burst length – (1, 2, 4, 8, full page) • Programmable burst sequence: Sequential/Interleave • Extended Mode Register • Programmable Power Reduction Feature by partial array activation during Self-Refresh • Auto Refresh (CBR) • Temp. Compensated Self Refresh.
Published: |