Datasheet4U Logo Datasheet4U.com

HYS72V2563201GR-75-A - PC133 Registered SDRAM-Modules

Download the HYS72V2563201GR-75-A datasheet PDF. This datasheet also covers the HYS variant, as both devices belong to the same pc133 registered sdram-modules family and are provided as variant models within a single manufacturer datasheet.

Description

The HYS 72Vxx3xxGR-7 and -7.5 are industry standard 168-pin 8-byte Dual in-line Memory Modules (DIMMs) organized as 16M × 72, 32M x 72, 64M × 72, 128M × 72 and 256M x 72 high speed memory arrays designed with Synchronous DRAMs (SDRAMs) for ECC applications.

Features

  • s t b e m a in ta in e d a s s h o w n 2) A ll re s is t.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (HYS-72V.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
HYS72V2100GCU-10 3.3V 2M x 64-Bit SDRAM Module 3.3V 2M x 72-Bit SDRAM Module Siemens
HYS72V2100GU-10 3.3V 2M x 64-Bit SDRAM Module 3.3V 2M x 72-Bit SDRAM Module Siemens
HYS72V2200GU-10 3.3V 2M x 64/72-Bit 1 BANK SDRAM Module 3.3V 4M x 64/72-Bit 2 BANK SDRAM Module Siemens
HYS72V2200GU-8 3.3V 2M x 64/72-Bit 1 BANK SDRAM Module 3.3V 4M x 64/72-Bit 2 BANK SDRAM Module Siemens
HYS72V2200GU-8-3 3.3V 2M x 64/72-Bit 1 BANK SDRAM Module 3.3V 4M x 64/72-Bit 2 BANK SDRAM Module Siemens

Other Datasheets by Infineon

Part Number Description
HYS72V2563201GR-7-A PC133 Registered SDRAM-Modules
HYS72V128300GR-7-A PC133 Registered SDRAM-Modules
HYS72V128300GR-75-A PC133 Registered SDRAM-Modules
HYS72V1283201GR-7-D PC133 Registered SDRAM-Modules
HYS72V1283201GR-75-C2 PC133 Registered SDRAM-Modules

Full PDF Text Transcription

Click to expand full text
HYS 72Vxx3xxGR PC133 Registered SDRAM-Modules 3.3 V 168-pin Registered SDRAM Modules PC133 128 MByte Module PC133 256 MByte module PC133 512 MByte Module PC133 1 GByte Module PC133 2 GByte Module • 168-pin Registered 8 Byte Dual-In-Line SDRAM Module for PC and Server main memory applications • One bank 16M × 72, 32M x 72, 64M × 72and 128M x 72, two bank 128M × 72 and 256M x 72 organization • Optimized for ECC applications with very low input capacitances • JEDEC standard Synchronous DRAMs (SDRAM) Programmable CAS Latency, Burst Length and Wrap Sequence (Sequential & Interleave) • Single + 3.3 V (± 0.3 V) power supply • Auto Refresh (CBR) and Self Refresh • Performance: speed grade fCK tCK tAC fCK tCK tAC Clock Frequency (max.) @ CL = 3 Clock Cycle Time (min.
Published: |