IS61QDB22M36 Datasheet PDF - ISSI QUAD (Burst of 2) Synchronous SRAMs Specs

IS61QDB22M36 - QUAD (Burst of 2) Synchronous SRAMs

Datasheet Summary

Description

The 72Mb IS61QDB22M36 and IS61QDB24M18 are synchronous, high-performance CMOS static random access memory (SRAM) devices.

These SRAMs have separate I/Os, eliminating the need for high-speed bus turnaround.

Features

2M x 36 or 4M x 18.
On-chip delay-locked loop (DLL) for wide data valid window.
Separate read and write ports with concurrent read and write operations.
Synchronous pipeline read with early write operation.
Double data rate (DDR) interface for read and write input ports.
Fixed 2-bit burst for read and write operations.
Clock stop support.
Two input clocks (K and K) for address and control registering at rising edges.

Datasheet Details

Part number	IS61QDB22M36
Manufacturer	ISSI
File Size	627.97 KB
Description	QUAD (Burst of 2) Synchronous SRAMs
Datasheet	IS61QDB22M36 Datasheet
Additional preview pages of the IS61QDB22M36 datasheet.

📁 Similar Datasheet

IS61C1024 - 128K x 8 HIGH-SPEED CMOS STATIC RAM (Integrated Silicon Solution)

IS61C1024L - 128K x 8 HIGH-SPEED CMOS STATIC RAM (Integrated Silicon Solution)

IS61C256 - 32K x 8 Low Voltage CMOS STATIC RAM (Integrated Silicon Solution)

IS61C25616 - 256K x 8 High Speed CMOS STATIC RAM (Integrated Silicon Solution)

IS61C25616AL - 256K x 16 HIGH-SPEED CMOS STATIC RAM (Integrated Silicon Solution)

IS61C25616AS - 256K x 16 HIGH-SPEED CMOS STATIC RAM (Integrated Silicon Solution)

IS61C256AH - 32K x 8 HIGH-SPEED CMOS STATIC RAM (Integrated Silicon Solution)

IS61C256AL - 32K x 8 High Speed CMOS STATIC RAM (Integrated Silicon Solution)

IS61C3216AL - 32K x 16 HIGH-SPEED CMOS STATIC RAM (Integrated Silicon Solution)

IS61C512 - 64K x 8 High Speed CMOS Static RAM (Integrated Silicon Solution)

Full PDF Text Transcription

Click to expand full text

72 Mb (2M x 36. & 4M x 18) QUAD (Burst of 2) Synchronous SRAMs A May 2009 Features • 2M x 36 or 4M x 18. • On-chip delay-locked loop (DLL) for wide data valid window. • Separate read and write ports with concurrent read and write operations. • Synchronous pipeline read with early write operation. • Double data rate (DDR) interface for read and write input ports. • Fixed 2-bit burst for read and write operations. • Clock stop support. • Two input clocks (K and K) for address and control registering at rising edges only. • Two input clocks (C and C) for data output control. • Two echo clocks (CQ and CQ) that are delivered simultaneously with data. • +1.8V core power supply and 1.5, 1.8V VDDQ, used with 0.75, 0.9V VREF. • HSTL input and output levels.

Published: Jun 10, 2016 |