Datasheet4U Logo Datasheet4U.com

IS46R83200B - 256Mb DDR Synchronous DRAM

This page provides the datasheet information for the IS46R83200B, a member of the IS43R83200B 256Mb DDR Synchronous DRAM family.

Datasheet Summary

Features

  • Vdd =Vddq = 2.5V+0.2V (-5, -6, -75).
  • Double data rate architecture; two data transfers per clock cycle.
  • Bidirectional , data strobe (DQS) is transmitted/ received with data.
  • Differential clock input (CLK and /CLK).
  • DLL aligns DQ and DQS transitions with CLK transitions edges of DQS.
  • Commands entered on each positive CLK edge;.
  • Data and data mask referenced to both edges of DQS.
  • 4 bank operation controlled by BA0 ,.

📥 Download Datasheet

Datasheet preview – IS46R83200B

Datasheet Details

Part number IS46R83200B
Manufacturer ISSI
File Size 826.38 KB
Description 256Mb DDR Synchronous DRAM
Datasheet download datasheet IS46R83200B Datasheet
Additional preview pages of the IS46R83200B datasheet.

📁 Similar Datasheet

  • IS46R86400D - 16Mx32 32Mx16 64Mx8 512Mb DDR SDRAM (Integrated Silicon Solution)
  • IS46R16160F - 256Mb DDR SDRAM (Integrated Silicon Solution)
  • IS46R16320D - 16Mx32 32Mx16 64Mx8 512Mb DDR SDRAM (Integrated Silicon Solution)
  • IS46R16320E - 512Mb DDR SDRAM (Integrated Silicon Solution)
  • IS46R16800E - 128Mb DDR SDRAM (Integrated Silicon Solution)
  • IS46R32160D - 16Mx32 32Mx16 64Mx8 512Mb DDR SDRAM (Integrated Silicon Solution)
  • IS46R32160E - 512Mb DDR SDRAM (Integrated Silicon Solution)
  • IS46R32400E - 128Mb DDR SDRAM (Integrated Silicon Solution)
  • IS46R32800F - 256Mb DDR SDRAM (Integrated Silicon Solution)
  • IS41C16100 - 1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE (Integrated Silicon Solution)
Other Datasheets by ISSI

Full PDF Text Transcription

Click to expand full text
IS43R83200B, IS46R83200B IS43R16160B, IS46R16160B 32Mx8, 16Mx16 256Mb DDR Synchronous DRAM AUGUST 2010 FEATURES: • Vdd =Vddq = 2.5V+0.2V (-5, -6, -75) • Double data rate architecture; two data transfers per clock cycle. • Bidirectional , data strobe (DQS) is transmitted/ received with data • Differential clock input (CLK and /CLK) • DLL aligns DQ and DQS transitions with CLK transitions edges of DQS • Commands entered on each positive CLK edge; • Data and data mask referenced to both edges of DQS • 4 bank operation controlled by BA0 , BA1 (Bank Address) • /CAS latency -2.0 / 2.5 / 3.
Published: |