Datasheet4U Logo Datasheet4U.com

IS46R16320F - 512Mb DDR SDRAM

This page provides the datasheet information for the IS46R16320F, a member of the IS46R86400F 512Mb DDR SDRAM family.

Datasheet Summary

Description

x8 A0-A12 Row Add

Features

  • VDD and VDDQ: 2.5V ± 0.2V (-5, -6).
  • VDD and VDDQ: 2.5V ± 0.1V (-4).
  • SSTL_2 compatible I/O.
  • Double-data rate architecture; two data transfers per clock cycle.
  • Bidirectional, data strobe (DQS) is transmitted/ received with data, to be used in capturing data at the receiver.
  • DQS is edge-aligned with data for READs and centre-aligned with data for WRITEs.
  • Differential clock inputs (CK and CK).
  • DLL aligns DQ and DQS transitions.

📥 Download Datasheet

Datasheet preview – IS46R16320F

Datasheet Details

Part number IS46R16320F
Manufacturer ISSI
File Size 625.03 KB
Description 512Mb DDR SDRAM
Datasheet download datasheet IS46R16320F Datasheet
Additional preview pages of the IS46R16320F datasheet.

📁 Similar Datasheet

  • IS46R16320D - 16Mx32 32Mx16 64Mx8 512Mb DDR SDRAM (Integrated Silicon Solution)
  • IS46R16320E - 512Mb DDR SDRAM (Integrated Silicon Solution)
  • IS46R16160F - 256Mb DDR SDRAM (Integrated Silicon Solution)
  • IS46R16800E - 128Mb DDR SDRAM (Integrated Silicon Solution)
  • IS46R32160D - 16Mx32 32Mx16 64Mx8 512Mb DDR SDRAM (Integrated Silicon Solution)
  • IS46R32160E - 512Mb DDR SDRAM (Integrated Silicon Solution)
  • IS46R32400E - 128Mb DDR SDRAM (Integrated Silicon Solution)
  • IS46R32800F - 256Mb DDR SDRAM (Integrated Silicon Solution)
  • IS46R86400D - 16Mx32 32Mx16 64Mx8 512Mb DDR SDRAM (Integrated Silicon Solution)
  • IS41C16100 - 1M x 16 (16-MBIT) DYNAMIC RAM WITH EDO PAGE MODE (Integrated Silicon Solution)
Other Datasheets by ISSI

Full PDF Text Transcription

Click to expand full text
IS43/46R86400F IS43/46R16320F ® Long-term Support World Class Quality 32Mx16, 64Mx8 JANUARY 2020 512Mb DDR SDRAM FEATURES • VDD and VDDQ: 2.5V ± 0.2V (-5, -6) • VDD and VDDQ: 2.5V ± 0.1V (-4) • SSTL_2 compatible I/O • Double-data rate architecture; two data transfers per clock cycle • Bidirectional, data strobe (DQS) is transmitted/ received with data, to be used in capturing data at the receiver • DQS is edge-aligned with data for READs and centre-aligned with data for WRITEs • Differential clock inputs (CK and CK) • DLL aligns DQ and DQS transitions with CK transitions • Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS • Four internal banks for concurrent operation • Data Mask for write data.
Published: |