Datasheet4U Logo Datasheet4U.com

IS45S32200L - 64-MBIT SYNCHRONOUS DYNAMIC RAM

This page provides the datasheet information for the IS45S32200L, a member of the IS42S32200L 64-MBIT SYNCHRONOUS DYNAMIC RAM family.

Datasheet Summary

Description

The 64Mb SDRAM is a high speed CMOS, dynamic random-access memory designed to operate in 3.3V memory systems containing 67,108,864 bits.

Internally configured as a quad-bank DRAM with a synchronous interface.

Each 16,777,216-bit bank is organized as 2,048 rows by 256 columns by 32 bits.

Features

  • Clock frequency: 200, 166, 143, 133 MHz.
  • Fully synchronous; all signals referenced to a positive clock edge.
  • Internal bank for hiding row access/precharge.
  • Single 3.3V power supply.
  • LVTTL interface.
  • Programmable burst length: (1, 2, 4, 8, full page).
  • Programmable burst sequence: Sequential/Interleave.
  • Self refresh modes.
  • 4096 refresh cycles every 16ms (A2 grade) or 64ms (Commercia, Industrial, A1 grade).
  • R.

📥 Download Datasheet

Datasheet preview – IS45S32200L

Datasheet Details

Part number IS45S32200L
Manufacturer ISSI
File Size 1.03 MB
Description 64-MBIT SYNCHRONOUS DYNAMIC RAM
Datasheet download datasheet IS45S32200L Datasheet
Additional preview pages of the IS45S32200L datasheet.
Other Datasheets by ISSI

Full PDF Text Transcription

Click to expand full text
IS42S32200L IS45S32200L 512K Bits x 32 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM JUNE 2023 FEATURES • Clock frequency: 200, 166, 143, 133 MHz • Fully synchronous; all signals referenced to a positive clock edge • Internal bank for hiding row access/precharge • Single 3.
Published: |