IS43LR16200C Datasheet PDF - ISSI 1M x 16Bits x 2Banks Mobile DDR SDRAM Specs

IS43LR16200C - 1M x 16Bits x 2Banks Mobile DDR SDRAM

Datasheet Summary

Description

The IS43LR16200C is 33,554,432 bits CMOS Mobile Double Data Rate Synchronous DRAM organized as 2 banks of 1,048,576 words x 16 bits.

This product uses a double-data-rate architecture to achieve high-speed operation.

Features

JEDEC standard 1.8V power supply.
Two internal banks for concurrent operation.
MRS cycle with address key programs - CAS latency 2, 3 (clock) - Burst length (2, 4, 8, 16) - Burst type (sequential & interleave).
Fully differential clock inputs (CK, /CK).
All inputs except data & DM are sampled at the rising edge of the system clock.
Data I/O transaction on both edges of data strobe.
Bidirectional data strobe per byte of data (DQS).

Datasheet Details

Part number	IS43LR16200C
Manufacturer	ISSI
File Size	1.12 MB
Description	1M x 16Bits x 2Banks Mobile DDR SDRAM
Datasheet	IS43LR16200C Datasheet
Additional preview pages of the IS43LR16200C datasheet.

📁 Similar Datasheet

IS431 - (IS431 / IS432) TOTEM POLE OUTPUT TYPE OPIC LIGHT DETECTOR (Sharp Electrionic Components)

IS432 - (IS431 / IS432) TOTEM POLE OUTPUT TYPE OPIC LIGHT DETECTOR (Sharp Electrionic Components)

IS435 - BUILT IN AMP TYPE LIGHT DETECTOR (Sharp Electrionic Components)

IS436 - BUILT IN AMP TYPE LIGHT DETECTOR (Sharp Electrionic Components)

IS437 - (IS437 / IS438) TYPE OPIC LIGHT DETECTOR (Sharp Electrionic Components)

IS438 - (IS437 / IS438) TYPE OPIC LIGHT DETECTOR (Sharp Electrionic Components)

IS43R16160 - 256Mb Synchronous DRAM (Integrated Silicon Solution)

IS43R16160A - 16Meg x 16 256-MBIT DDR SDRAM (Integrated Silicon Solution)

IS43R16160F - 256Mb DDR SDRAM (Integrated Silicon Solution)

IS43R16320A - 32Meg x 16 512-MBIT DDR SDRAM (Integrated Silicon Solution)

Full PDF Text Transcription

Click to expand full text

IS43LR16200C 1M x 16Bits x 2Banks Mobile DDR SDRAM Description The IS43LR16200C is 33,554,432 bits CMOS Mobile Double Data Rate Synchronous DRAM organized as 2 banks of 1,048,576 words x 16 bits. This product uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2N prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. This product offers fully synchronous operations referenced to both rising and falling edges of the clock. The data paths are internally pipelined and 2n-bits prefetched to achieve high bandwidth. All input and output voltage levels are compatible with LVCMOS. Features • JEDEC standard 1.

Published: Jun 28, 2016 |