Datasheet4U Logo Datasheet4U.com

NDS73P - 4M x 32 bit Synchronous DRAM

📥 Download Datasheet

Datasheet preview – NDS73P

Datasheet Details

Part number NDS73P
Manufacturer INSIGNIS
File Size 1.54 MB
Description 4M x 32 bit Synchronous DRAM
Datasheet download datasheet NDS73P Datasheet
Additional preview pages of the NDS73P datasheet.
Other Datasheets by INSIGNIS

Full PDF Text Transcription

Click to expand full text
128Mb (x32) - SDR Synchronous DRAM 4M x 32 bit Synchronous DRAM (SDRAM) Overview The 128Mb SDRAM is a high-speed CMOS synchronous DRAM containing 128 Mbits. It is internally configured as a quad 1M x 32 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the 1M x 32 bit banks is organized as 4096 rows by 256 columns by 32 bits. Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command which is then followed by a Read or Write command.
Published: |