Datasheet4U Logo Datasheet4U.com

IDT85304-01 - 1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER

Description

The IDT85304-01 is a low skew, high performance 1-to-5 differential-to3.3V LVPECL clock generator-divider.

It has two selectable clock inputs.

The CLK/ xCLK pair can accept most standard differential input levels.

Features

  • Five differential 3.3V LVPECL outputs.
  • Selectable differential CLK, xCLK, or LVPECL clock inputs.
  • CLK, xCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, and HCSL.
  • PCLK, xPCLK supports the following input types: LVPECL, CML, and SSTL.
  • Maximum output frequency: 650MHz.
  • Translates any single-ended input signal to 3.3V LVPECL levels with resistor bias on xCLK input.
  • Output skew: 35ps (max. ).

📥 Download Datasheet

Datasheet Details

Part number IDT85304-01
Manufacturer IDT
File Size 103.98 KB
Description 1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER
Datasheet download datasheet IDT85304-01 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
IDT821024 QUAD NON-PROGRAMMABLE PCM CODEC Integrated Device
IDT821034 QUAD PCM CODEC Integrated Device
IDT821034 QUAD PCM CODEC Renesas
IDT821054 QUAD PROGRAMMABLE PCM CODEC Integrated Device
IDT821068 OCTAL PROGRAMMABLE PCM CODEC Integrated Device

Other Datasheets by IDT

Part Number Description
IDT8535-01 1-TO-4 LVCMOS-TO-3.3V LVPECL FANOUT BUFFER
IDT82P20416 16-Channel Short Haul T1/E1/J1 Line Interface
IDT82P20516 16-Channel Short Haul E1 Line Interface
IDT82P2281 Single T1/E1/J1 Long Haul Short Haul Transceiver
IDT82P2282 Dual T1/E1/J1 Long Haul / Short Haul Transceiver

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com IDT85304-01 LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER FEATURES: • Five differential 3.3V LVPECL outputs • Selectable differential CLK, xCLK, or LVPECL clock inputs • CLK, xCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, and HCSL • PCLK, xPCLK supports the following input types: LVPECL, CML, and SSTL • Maximum output frequency: 650MHz • Translates any single-ended input signal to 3.3V LVPECL levels with resistor bias on xCLK input • Output skew: 35ps (max.) • Part-to-part skew: as low as 150ps • Propagation delay: 2.1ns (max.) • 3.
Published: |