IDT72255LA - CMOS FIFO memories

IDT

Features

Choose among the following memory organizations: IDT72255LA.
8,192 x 18 IDT72265LA.
16,384 x 18.
Pin-compatible with the IDT72275/72285 SuperSync FIFOs.
10ns read/write cycle time (8ns access time).
Fixed, low first word data latency time.
Auto power down minimizes standby power consumption.
Master Reset clears entire FIFO.
Partial Reset clears data, but retains programmable settings.
Retransmit operation.

IDT72255LA cmos fifo memories by IDT - Datasheet Preview

Datasheet Details

Part number	IDT72255LA
Manufacturer	IDT
File Size	208.46 KB
Description	CMOS FIFO memories
Datasheet	IDT72255LA Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
IDT72255	CMOS SUPERSYNC FIFO	Integrated Device Technology
IDT72251	FIFO memories	Integrated Device Technology
IDT72251	CMOS SyncFIFO	Renesas
IDT72200	FIFO memories	Integrated Device Technology
IDT72201	FIFO memories	Integrated Device Technology

Other Datasheets by IDT

Part Number	Description
IDT72205LB	FIFO memories
IDT72215LB	FIFO memories
IDT72225LB	FIFO memories
IDT72235LB	FIFO memories
IDT72245LB	FIFO memories

Full PDF Text Transcription

Click to expand full text

CMOS SuperSync FIFO™ 8,192 x 18 IDT72255LA 16,384 x 18 IDT72265LA LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018 FEATURES • Choose among the following memory organizations: IDT72255LA — 8,192 x 18 IDT72265LA — 16,384 x 18 • Pin-compatible with the IDT72275/72285 SuperSync FIFOs • 10ns read/write cycle time (8ns access time) • Fixed, low first word data latency time • Auto power down minimizes standby power consumption • Master Reset clears entire FIFO • Partial Reset clears data, but retains programmable settings • Retransmit operation with fixed, low first word data latency time • Empty, Full and Half-Full flags signal FIFO status • Programmable Almost-Empty and Almost-Full flags, each flag can default to one of two preselected offsets • Program partial

Published: Apr 6, 2019 |