IDT2305B Datasheet PDF - IDT 3.3V ZERO DELAY CLOCK BUFFER Specs

IDT2305B - 3.3V ZERO DELAY CLOCK BUFFER

Datasheet Summary

Description

The IDT2305B is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications.

The zero delay is achieved by aligning the phase between the incoming clock and the output clock, operable within the range of 10 to 133MHz.

Features

IDT2305B Phase-Lock Loop Clock Distribution 10MHz to 133MHz operating frequency Distributes one clock input to one bank of five outputs Zero Input-Output Delay Output Skew < 250ps Low jitter.

Datasheet Details

Part number	IDT2305B
Manufacturer	IDT
File Size	214.64 KB
Description	3.3V ZERO DELAY CLOCK BUFFER
Datasheet	IDT2305B Datasheet
Additional preview pages of the IDT2305B datasheet.

📁 Similar Datasheet

IDT2305B - 3.3V ZERO DELAY CLOCK BUFFER (Renesas)

IDT2305 - 3.3V ZERO DELAY CLOCK BUFFER (Renesas)

IDT2305A - 3.3V ZERO DELAY CLOCK BUFFER (Renesas)

IDT2305NZT - 2.5V CLOCK BUFFER (Renesas)

IDT2308 - 3.3V ZERO DELAY CLOCK BUFFER (Renesas)

IDT2308 - 3.3V ZERO DELAY CLOCK MULTIPLIER (Integrated Device)

IDT2308A - 3.3V ZERO DELAY CLOCK BUFFER (Renesas)

IDT2308A - 3.3V ZERO DELAY CLOCK MULTIPLIER (Integrated Device Technology)

IDT2308B - 3.3V ZERO DELAY CLOCK BUFFER (Renesas)

IDT2309 - 3.3V ZERO DELAY CLOCK BUFFER (Integrated Device)

Full PDF Text Transcription

Click to expand full text

www.DataSheet4U.com IDT2305B 3.3V ZERO DELAY CLOCK BUFFER COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES 3.3V ZERO DELAY CLOCK BUFFER FEATURES: • • • • • • • • • • • • IDT2305B Phase-Lock Loop Clock Distribution 10MHz to 133MHz operating frequency Distributes one clock input to one bank of five outputs Zero Input-Output Delay Output Skew < 250ps Low jitter <200 ps cycle-to-cycle IDT2305B-1 for Standard Drive IDT2305B-1H for High Drive No external RC network required Operates at 3.3V VDD Power down mode Available in SOIC package DESCRIPTION: The IDT2305B is a high-speed phase-lock loop (PLL) clock buffer, designed to address high-speed clock distribution applications.

Published: Oct 2, 2007 |