Datasheet4U Logo Datasheet4U.com

ICS8S89833I - 1-To-4 Differential-To-LVDS Fanout Buffer w/Internal Termination

Description

The ICS8S89833I is a high speed 1-to-4 Differential-to-LVDS Fanout Buffer with Internal Termination.

The ICS8S89833I is optimized for high speed and very low output skew, making it suitable for use in demanding applications such as SONET, 1 Gigabit and 10 Gigabit Ethernet, and Fibre Channel.

Features

  • Four differential LVDS outputs.
  • IN, nIN input pair can accept the following differential input levels: LVPECL, LVDS, CML.
  • Outp.

📥 Download Datasheet

Datasheet Details

Part number ICS8S89833I
Manufacturer IDT
File Size 654.98 KB
Description 1-To-4 Differential-To-LVDS Fanout Buffer w/Internal Termination
Datasheet download datasheet ICS8S89833I Datasheet

Full PDF Text Transcription

Click to expand full text
Low Skew, 1-To-4 Differential-To-LVDS Fanout Buffer w/Internal Termination ICS8S89833I DATA SHEET General Description The ICS8S89833I is a high speed 1-to-4 Differential-to-LVDS Fanout Buffer with Internal Termination. The ICS8S89833I is optimized for high speed and very low output skew, making it suitable for use in demanding applications such as SONET, 1 Gigabit and 10 Gigabit Ethernet, and Fibre Channel. The internally terminated differential input and VREF_AC pin allow other differential signal families such as LVPECL, LVDS, and CML to be easily interfaced to the input with minimal use of external components. The device also has an output enable pin which may be useful for system test and debug purposes.
Published: |