Datasheet4U Logo Datasheet4U.com

9DBU0741 - 7-Output 1.5V PCIe Gen1-2-3 Fanout Buffer

Datasheet Summary

Description

The 9DBU0741 is a member of IDT's 1.5V Ultra-Low-Power (ULP) PCIe family.

It has integrated terminations for direct connection to 100 transmission lines.

The device has 7 output enables for clock management, and 3 selectable SMBus addresses.

Features

  • 7.
  • 1-167MHz Low-Power (LP) HCSL DIF pairs w/ZO=100 Key Specifications.
  • DIF additive cycle-to-cycle jitter.

📥 Download Datasheet

Datasheet preview – 9DBU0741

Datasheet Details

Part number 9DBU0741
Manufacturer IDT
File Size 210.86 KB
Description 7-Output 1.5V PCIe Gen1-2-3 Fanout Buffer
Datasheet download datasheet 9DBU0741 Datasheet
Additional preview pages of the 9DBU0741 datasheet.

📁 Similar Datasheet

  • 9DBU0231 - 2 O/P 1.5V PCIe Gen1-2-3 ZDB/FOB (Renesas)
  • 9DBU0431 - 4 O/P 1.5V PCIe Gen1-2-3 ZDB/FOB (Renesas)
  • 9DB106 - Six Output Differential Buffer (Renesas)
  • 9DB1200C - Twelve Output Differential Buffer (Renesas)
  • 9DB1233 - 12-Output Differential Buffer (Renesas)
  • 9DB1904B - 19 Output Differential Buffer (Renesas)
  • 9DB1933 - Nineteen Output Differential Buffer (Renesas)
  • 9DB202 - PCI Express Jitter Attenuator (Renesas)
  • 9DB233 - DIFFERENTIAL BUFFER (Renesas)
  • 9DB306 - PCI Express Jitter Attenuator (Renesas)
Other Datasheets by IDT
  • 9DBU0731 - 7-Output 1.5V PCIe Gen1-2-3 Fanout Buffer
  • 9DBU0231 - 2 O/P 1.5V PCIe Gen1-2-3 ZDB/FOB
  • 9DBU0241 - 2 O/P 1.5V PCIe Gen1-2-3 ZDB/FOB
  • 9DBU0431 - 4 O/P 1.5V PCIe Gen1-2-3 ZDB/FOB
  • 9DBU0441 - 4 O/P 1.5V PCIe Gen1-2-3 ZDB/FOB
  • 9DBU0531 - 5-Output 1.5V PCIe Gen1-2-3 Fanout Buffer
  • 9DBU0541 - 5-Output 1.5V PCIe Gen1-2-3 Fanout Buffer
  • 9DBU0631 - 6 O/P 1.5V PCIe Gen1-2-3 ZDB/FOB

Full PDF Text Transcription

Click to expand full text
7 O/P 1.5V PCIe Gen1-2-3 Fan-out Buffer w/Zo=100ohms 9DBU0741 DATASHEET Description The 9DBU0741 is a member of IDT's 1.5V Ultra-Low-Power (ULP) PCIe family. It has integrated terminations for direct connection to 100 transmission lines. The device has 7 output enables for clock management, and 3 selectable SMBus addresses. Recommended Application 1.5V PCIe Gen1-2-3 Fan-out Buffer (FOB) Output Features • 7 – 1-167MHz Low-Power (LP) HCSL DIF pairs w/ZO=100 Key Specifications • DIF additive cycle-to-cycle jitter <5ps • DIF output-to-output skew < 60ps • DIF additive phase jitter is <300fs rms for PCIe Gen3 • DIF additive phase jitter <350s rms for SGMII Block Diagram vOE(6:0)# 7 CLK_IN CLK_IN# vSADR ^CKPWRGD_PD# SDATA_3.3 SCLK_3.
Published: |