8T39S06A Datasheet PDF (Crystal or Differential to Differential Clock Fanout Buffer)

8T39S06A - Crystal or Differential to Differential Clock Fanout Buffer

Description

The 8T39S06A is a high-performance clock fanout buffer.

The input clock can be selected from two differential inputs or one crystal input.

The internal oscillator circuit is automatically disabled if the crystal input is not selected.

Features

Two differential reference clock input pairs.
Differential input pairs can accep.

Datasheet Details

Part number	8T39S06A
Manufacturer	IDT
File Size	531.48 KB
Description	Crystal or Differential to Differential Clock Fanout Buffer
Datasheet	8T39S06A Datasheet
Additional preview pages of the 8T39S06A datasheet.

📁 Similar Datasheet

8T39S06A - Crystal or Differential to Differential Clock Fanout Buffer (Renesas)

8T39S04A - Crystal or Differential to Differential Clock Fanout Buffer (Renesas)

8T39204 - Crystal or Differential to Differential Clock Fanout Buffer (Renesas)

8T39210 - Crystal or Differential-to-Differential Clock (Renesas)

8T31 - (8T3x) 8T series Logic IC (Lansdale Semiconductor)

8T32 - (8T3x) 8T series Logic IC (Lansdale Semiconductor)

8T33 - (8T3x) 8T series Logic IC (Lansdale Semiconductor)

8T33FS6111 - Low Voltage 2.5V/3.3V Differential LVPECL/HSTL Fanout Buffer (Renesas)

8T33FS6222 - 1:15 Differential PECL Clock Divider and Fanout Buffer (Renesas)

8T34 - (8T3x) 8T series Logic IC (Lansdale Semiconductor)

Full PDF Text Transcription

Click to expand full text

Crystal or Differential to Differential Clock Fanout Buffer 8T39S06A Datasheet General Description The 8T39S06A is a high-performance clock fanout buffer. The input clock can be selected from two differential inputs or one crystal input. The internal oscillator circuit is automatically disabled if the crystal input is not selected. The crystal pin can be driven by a single-ended clock.The selected signal is distributed to six differential outputs which can be configured as LVPECL, LVDS or HCSL outputs. In addition, an LVCMOS output is provided. All outputs can be disabled into an high-impedance state. The device is designed for a signal fanout of high-frequency, low phase-noise clock and data signal. The outputs are at a defined level when inputs are open or tied to ground.

Published: Dec 22, 2016 |