Datasheet4U Logo Datasheet4U.com

ICS853111-01 - LVPECL/ECL FANOUT BUFFER

Description

The ICS853111-01 is a low skew, high performance 1-to-9 Differential-to-3.3V LVPECL/ECL HiPerClockS™ Fa n o u t B u f fe r a n d a m e m b e r o f t h e HiPerClock S ™ family of High Performance Clock Solutions from ICS.

The PCLK, nPCLK pair can accept LVPECL, CML and SSTL differential input levels.

Features

  • 9 differential 3.3V LVPECL / ECL outputs.
  • 1 differential LVPECL input pair.
  • PLCK, nPLCK pair can accept the following differential input levels: LVPECL, LVDS, CML, SSTL.
  • Maximum output frequency: >2GHz (typical).
  • Translates any single ended input signal to 3.3V LVPECL levels with resistor bias on nPCLK input.
  • Additive phase jitter, RMS: 0.03ps (typical).
  • Output skew: 35ps (maximum).
  • Part-to-part skew: 300ps (maximum).

📥 Download Datasheet

Datasheet Details

Part number ICS853111-01
Manufacturer ICST
File Size 255.42 KB
Description LVPECL/ECL FANOUT BUFFER
Datasheet download datasheet ICS853111-01 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ICS8530-01 Differential-to-3.3V LVPECL Fanout Buffer Integrated Device Technology
ICS853052 DUAL LVCMOS/LVTTL-TO-DIFFERENTIAL LVPECL MULTIPLEXER IDT
ICS8530I-01 1-To-16 Differentail-To-3.3V LVPECL Fanout Buffer Integrated Device Technology
ICS8536-01 1-to-6 Crystal / LVCMOS / Differential-to-3.3V / 2.5V LVPECL Fanout Buffer Integrated Device Technology
ICS853S006I LVPECL/ECL Fanout Buffer IDT

Other Datasheets by ICST

Part Number Description
ICS853111-02 LVPECL/ECL FANOUT BUFFER
ICS853111 LVPECL/ECL FANOUT BUFFER
ICS853111A LVPECL/ECL FANOUT BUFFER
ICS853111B LVPECL/ECL FANOUT BUFFER
ICS85311 ECL/LVPECL Fanout Buffer

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com Integrated Circuit Systems, Inc. ICS853111-01 LOW SKEW, 1-TO-9 DIFFERENTIAL-TO-3.3V LVPECL/ECL FANOUT BUFFER FEATURES • 9 differential 3.3V LVPECL / ECL outputs • 1 differential LVPECL input pair • PLCK, nPLCK pair can accept the following differential input levels: LVPECL, LVDS, CML, SSTL • Maximum output frequency: >2GHz (typical) • Translates any single ended input signal to 3.3V LVPECL levels with resistor bias on nPCLK input • Additive phase jitter, RMS: 0.03ps (typical) • Output skew: 35ps (maximum) • Part-to-part skew: 300ps (maximum) • Propagation delay: 675ps (maximum) • LVPECL mode operating voltage supply range: VCC = 3V to 3.8V, VEE = 0V • ECL mode operating voltage supply range: VCC = 0V, VEE = -3V to -3.
Published: |